SCLS020D - MARCH 1984 - REVISED DECEMBER 2002


- Operating Voltage Range of 4.5 V to 5.5 V
- **High-Current 3-State Outputs Drive Bus** Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-µA Max I_{CC}
- Typical $t_{pd} = 14 \text{ ns}$
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Inputs Are TTL-Voltage Compatible

description/ordering information


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The 'HCT245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

SN54HCT245...J OR W PACKAGE SN74HCT245...DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HCT245 . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION


TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74HCT245N	SN74HCT245N	
	0010 014	Tube	SN74HCT245DW	LIOTOAF	
	SOIC - DW	Tape and reel	SN74HCT245DWR	HCT245	
–40°C to 85°C	SOP - NS	Tape and reel	SN74HCT245NSR	HCT245	
	SSOP – DB	Tape and reel	SN74HCT245DBR	HT245	
	TOOOD DW	Tube	SN74HCT245PW	LITOAS	
	TSSOP – PW	Tape and reel	SN74HCT245PWR	HT245	
	CDIP – J	Tube	SNJ54HCT245J	SNJ54HCT245J	
−55°C to 125°C	CFP – W	Tube	SNJ54HCT245W	SNJ54HCT245W	
	LCCC – FK	Tube	SNJ54HCT245FK	SNJ54HCT245FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






FUNCTION TABLE

INP	UTS	OPERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	Isolation				

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{sta}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS020D - MARCH 1984 - REVISED DECEMBER 2002

recommended operating conditions (see Note 3)

			SN	SN54HCT245		SN74HCT245			LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			8.0	V
٧ _I	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time				500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEGT COMPITIONS		.,	Т	A = 25°C	;	SN54H	CT245	SN74HCT245		
PAR	AMETER	TEST CONDITIONS		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		Mr. Mr. andr.	$I_{OH} = -20 \mu A$	45.1/	4.4	4.499		4.4		4.4		V
VOH		$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
.,		V VV	I _{OL} = 20 μA	45.7		0.001	0.1		0.1		0.1	.,
VOL		$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
II	DIR or OE	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	A or B	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5		±10		±5	μΑ
ICC		$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8		160		80	μΑ
∆l _{CC} †		One input at 0.5 \ Other inputs at 0		5.5 V		1.4	2.4		3		2.9	mA
C _i ‡	DIR or OE			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

242445	FROM	то	.,	T,	ղ = 25°C	;	SN54H	CT245	SN74H	CT245		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	A == D	D A	4.5 V		16	22		33		28		
^t pd	A or B	B or A	5.5 V		14	20		30		25	ns	
	ŌĒ	A or B	4.5 V		25	46		69		58		
^t en	OE		5.5 V		22	41		62		52	ns	
4	ŌĒ	A or B	4.5 V		26	40		60		50		
^t dis	OE		5.5 V		23	36		54		45	ns	
+.		A an B	A or B	4.5 V		9	12		18		15	ns
t _t		AUIB	5.5 V		8	11		16		14	115	

[‡] Parameter C_i does not apply to transceiver I/O ports.

SN54HCT245, SN74HCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS020D - MARCH 1984 - REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	.,	T,	չ = 25°C	;	SN54H	CT245	SN74H	CT245		
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	A == D	D A	4.5 V		20	30		45		38		
^t pd	A or B	B or A	5.5 V		18	27		41		34	ns	
	ŌĒ	A B	4.5 V		36	59		89		74		
^t en	OE	A or B	A OL R	5.5 V		30	53		80		67	ns
4.	t _t	A or B	4.5 V		17	42		63		53	20	
τ _t			5.5 V		14	38		57		48	ns	

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	No load	40	pF




PARAMETER MEASUREMENT INFORMATION




PARAN	IETER	RL	CL	S1	S2
	tPZH	50 pF Open		Open	Closed
ten	tPZL	1 K22	150 pF	Closed	Open
4	tPHZ	1 k Ω	50 pF	Open	Closed
^t dis	tPLZ	1 K22	50 pr	Closed	Open
t _{pd} or	t _t		50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK

1




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated