
#### SN54HC273 . . . J OR W PACKAGE SN74HC273...DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)

			_
CLR [	1	$\bigcup_{20}$	v <sub>cc</sub>
1Q [	2	19	] 8Q
1D [	3	18	] 8D
2D [	4	17	] 7D
2Q [	5	16	] 7Q
3Q [	6	15	] 6Q
3D [	7	14	] 6D
4D [	8	13	] 5D
4Q [	9	12	] 5Q
GND [	10	11	CLK

#### SN54HC273 . . . FK PACKAGE (TOP VIEW)



#### description/ordering information

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 20	SN74HC273N	SN74HC273N
	COIC DW	Tube of 25	SN74HC273DW	110070
	SOIC – DW	Reel of 2000	SN74HC273DWR	HC273
4000 1- 0500	SOP - NS	Reel of 2000	SN74HC273NSR	HC273
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74HC273DBR	HC273
		Tube of 70	SN74HC273PW	
	TSSOP - PW	Reel of 2000	SN74HC273PWR	HC273
		Reel of 250	SN74HC273PWT	
	CDIP – J	Tube of 20	SNJ54HC273J	SNJ54HC273J
−55°C to 125°C	CFP – W	Tube of 85	SNJ54HC273W	SNJ54HC273W
	LCCC – FK	Tube of 55	SNJ54HC273FK	SNJ54HC273FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	X	$Q_0$

## logic diagram (positive logic)



## logic diagram, each flip-flop (positive logic)





Storage temperature range, T <sub>sta</sub>	 -65°C to 150°C
otorago tomporataro rango, igin	 00 0 10 100 0

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			SI	SN54HC273		SN74HC273			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
$\vee_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
VIL	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	V
		V <sub>CC</sub> = 4.5 V			1.35			1.35	
		V <sub>CC</sub> = 6 V			1.8			1.8	
٧ı	Input voltage		0		Vcc	0		VCC	V
٧o	Output voltage		0		Vcc	0		VCC	V
		V <sub>CC</sub> = 2 V			1000			1000	
$\Delta t/\Delta v$	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



		$I_{OL} = 20 \mu A$	4.5 V	0.001	0.1	0.1	0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	0.001	0.1	0.1	0.1	V
		I <sub>OL</sub> = 4 mA	4.5 V	0.17	0.26	0.4	0.33	
		I <sub>OL</sub> = 5.2 mA	6 V	0.15	0.26	0.4	0.33	
lį	$V_I = V_{CC}$ or 0		6 V	±0.1	±100	±1000	±1000	nA
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V		8	160	80	μΑ
Ci			2 V to 6 V	3	10	10	10	pF

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T <sub>A</sub> = 25°C		: 25°C SN54HC273		SN74HC273		
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		5		4		4	
fclock	Clock frequency		4.5 V		27		18		21	MHz
			6 V		32		21		25	
			2 V	80		120		100		
		CLR low	4.5 V	16		24		20		
	51 1 4		6 V	14		20		17		
t <sub>W</sub> P	Pulse duration	CLK high or low	2 V	80		120		100		ns
			4.5 V	16		24		20		
			6 V	14		20		17		
		Data	2 V	100		150		125		
			4.5 V	20		30		25		
	0 / // 01/4		6 V	17		25		21		
t <sub>su</sub>	Setup time before CLK↑		2 V	100		150		125		ns
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	0		0		0		ns
th	Hold time, data after CLK↑		4.5 V	0		0		0		
			6 V	0		0		0		




			2 V	56	160	240	200		Г
<sup>t</sup> pd	CLK	Any	4.5 V	15	32	48	40	ns	l
·			6 V	13	27	41	34		
			2 V	38	75	110	95		l
t <sub>t</sub>		Any	4.5 V	8	15	22	19	ns	l
			6 V	6	13	19	16	ĺ	l

## operating characteristics, T<sub>A</sub> = 25°C

	F	ARAMETER	TEST CONDITIONS	TYP	UNIT
(	C <sub>pd</sub> Power dissipation capacitance pe	er flip-flop	No load	35	pF





NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### W (R-GDFP-F20)

#### **CERAMIC DUAL FLATPACK**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



#### N (R-PDIP-T\*\*)

#### **16 PINS SHOWN**

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated