



# Real Time Clock Module

# RTC-72421/72423



SEIKO EPSON CORPORATION



In pursuit of "Saving" Technology, Epson electronic device. Our Lineup of semiconductors, Liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. Epson IS energy savings.

### NOTICE

• No part of this material may be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.

• Seiko Epson reserves the right to make changes to this material without notice.

• Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products.

• Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party.

• This material of portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of international Trade and industry or other approval from another government agency.

# CONTENTS

	Overview	1
	Block diagram	2
	Pin connections	2
	Pin functions	3
_	Characteristics	
		4
	1. Absolute maximum ratings	4
	2. Operating conditions	4
	Frequency characteristics and current consumption characteristics	4 c
	4. Electrical characteristics (DC characteristics)	9
	Switching characteristics (AC characteristics)	6
	1. When ALE is used	6
	2. When ALE is fixed at VDD	8
	Registers	9
	1. Register table	9
	2. Notes	9
	3. Functions of register bits (overview)	10
	4. Setting the fixed-period pulse output mode and fixed-period interrupt mode	10
	5. Resetting the fixed-period pulse output mode and fixed-period interrupt mode	10
	Register description	11
	1. Timing registers	11
	(1) S1 to Y10 registers	11
	(2) W register	11
	(3) H10 register (PM/AM, h20, h10)	11
	(4) Y <sub>1</sub> and Y <sub>10</sub> registers	11
	(5) Out-of-range data	11
	2. Cp register (control register D)	12
	(1) HOLD bit (D <sub>0</sub> )	12
	(2) BOST bit (D1)	12
	(4) 30-second ADJ bit (D <sub>3</sub> )	13
	3. CE register (control register E)	13
	(1) MASK bit (D <sub>0</sub> )	13
	(2) ITRPT/STND bit (D1)	14
	(3) to (D <sub>2</sub> ), t <sub>1</sub> (D <sub>3</sub> ) bits	14
	4. CF register (control register F)	15
	(1) RESET bit (D <sub>0</sub> )	15
	(2) STOP bit (D1)	15
		10
	(3) 24/12 bit (D <sub>2</sub> )	15

## CONTENTS

Using the RTC-72421/RTC-72423	16
1. Power-on procedure (initialization)	16
2. Read/write of S1 to W registers	18
3. Write to 30-second ADJ bit	18
4. Using the CS1 pin	19
(1) Functions	19
(2) Timing	19
(3) Note	19
Power supply circuit example	19
Examples of connection to general-purpose microprocessor	20
1. Connection to multiplexed bus type	20
2. Connection to Z80 or compatible CPU	20
3. Connection to 68-series MPU	20
Reference data	21
1. Frequency temperature characteristics (typical)	21
2. Frequency voltage characteristics (typical)	21
3. Current consumption voltage characteristics (typical)	21
External dimensions	22
1. RTC-72421	22
2. RTC-72423	22
Marking layout	22
Application notes	23
1. Notes on handling	23
(1) Static electricity	22
(2) Noise	22
(3) Voltage levels of input pins	22
(4) Treatment of unused input pins	22
2. Notes on mounting	23
(1) Soldering temperature conditions	23
(2) Informing equipment	24 24
(4) Mounting orientation	24
(5) Leakage between pins	24

### 4-BIT PARALLEL INTERFACE REAL TIME CLOCK MODULE

# RTC-72421/72423

- Built-in crystal unit removes need for adjustment and reduces installation costs
- Use of C-MOS IC enables low current consumption (5µA max, at VDD=2.0V)
- Compatibility with Intel CPU bus
- Address latch enable (ALE) pin compatible with multiplex bus CPUs
- Time (hours, minutes, seconds) and calendar (year, month, day) counter
- 24-hour/12-hour switchover and automatic leap-year correction functions
- Fixed-period interrupt function
- 30-seconds correction (adjustment) function
- Stop, start, and reset functions
- Battery back-up function
- Same mounting conditions as general-purpose SMD ICs possible (RTC-72423)
- \* Pins and functions compatible with the SMC5242 series

### Overview

The RTC-72421/RTC-72423 module is a real time clock that can be connected directly to a microprocessor's bus. Its built-in crystal unit enables highly accurate timekeeping with no physical access required for adjustment and, since there is no need to connect external components, mounting and other costs can be reduced.

In addition to its time and calendar functions, the RTC-72421/RTC-72423 enables the use of 30-seconds correction and fixed-period interrupt functions.

The RTC-72421/RTC-72423 module is ideally suited for applications requiring timing management, such as personal computers, dedicated wordprocessors, fax machines, multi-function telephones, and sequencers.

### Block diagram



### Pin connections



The (VDD) pins are at the same electrical level as VDD. Do not connect these pins externally.

The N.C. pins are not connected internally. Ground them in order to prevent noise.

### Pin functions

Signal	Pin	No.	Input/	Function				
	RTC-72421	RTC-72423	Output					
				Connect these pins to a bidirectional data bus or CPU data bus. Use				
D0-D3	11-14	14.15.16.19	Bi-	H I H Output mode (read mode)				
(Data bus)		,,	direction	H L H L Input mode (write mode)				
, , , , , , , , , , , , , , , , , , ,				H L L L Do not use				
				L H or L High impedance (back-up mode)				
				Address input pins used for connection to CPU addresses, etc. Used				
Δ0-Δ3	4-7	57910	Innut	to select the RTC's internal counter and registers (address selection).				
(Address bus)	/	0,1,0,10	mpor	When the RTC is connected to a multiplexed-bus type of CPU, these				
(				pins can also be used in combination with the ALE described below.				
				Reads in address data and $\overline{CS_0}$ state for internal latching.				
				When the ALE is high, the address data and CS0 state is read into				
				$\frac{1}{CS_0}$ state at that point are held. The held address data and $\frac{1}{CS_0}$ state at that point are held.				
ALE	3	4	Input	are maintained while the ALE is low.				
(Address Latch Enable)				ALE Address data and CSo status				
				H Read into the RTC to set address data				
				L Held in the RTC (latched at the trailing edge of the ALE)				
				If the RIC is connected to a CPU that does not have an ALE pin and thus there is no need to use this ALE pin, fix it to Vpp				
WP	10	13	Innut	Writes the data on D <sub>0</sub> to D <sub>3</sub> into the register of the address specified				
(WRite)	10	10	linput	by $A_0$ to $A_3$ , at the leading edge of WR.				
				Make sure that $\overline{RD}$ and $\overline{WR}$ are never low at the same time.				
RD	8	11	Input	Outputs data to $D_0$ to $D_3$ from the register at the address specified by				
(ReaD)				At to A <sub>3</sub> , while RD is low.				
				When $CS_1$ is high and $\overline{CS_0}$ is low, the BTC's chin-select function is				
				valid and read and write are enabled.				
				When the RTC is connected to a multiplexed-bus type of CPU, $\overline{CS_0}$				
$CS_1, \overline{CS_0}$	15,2	20,2	Input	requires the operation of the ALE (see the description of the ALE).				
(Chip Select)				Use CS1 connected to a power voltage detection circuit. When CS1 is				
				Nigh, the RTC is enabled; when it is low, the RTC is on standby.				
				are cleared to 0.				
				This is an N-channel open drain output pin.				
				Depending on the setting of the CE register, a fixed-period interrupt				
				signal and a pulse signal are output.				
				The output from this pin cannot be inhibited by the $CS_1$ and $CS_0$ signals.				
				nin keen it open-circuit				
				An example of STD.P connection is shown below.				
				PTC +5V or VDD				
			0.1					
STD.P (STanDard Pulse)	1	1	Output	STD.P				
				ЛТ				
				If the STDP output is not be used during standby operation,				
				consumption If the STD P output is to be used even during standby				
				connect the pull-up resistor to the RTC's Vob. In this case, the current				
				consumption will be increased by the amount of current flowing				
				through the pull-up resistor.				
Vdd	18	24		Connect this pin to power source. Supply to 5 V $\pm$ 10% to this pin				
				during normal operation; at least 2 V during battery back-up				
GND	Q	12		Connect this pin to ground.				
(VDD)	16,17	22,23		These pins are connected internally to VDD. Leave them open circuit.				
N.C.	-	3,6,8,17,18,21		These pins are not connected internally. Ground them.				

### ■ Characteristics

### 1. Absolute maximum ratings

ltem	Symbol	Condition	Specifications	Unit
Supply voltage	Vdd	Ta=25° C	-0.3 to 7.0	
Input voltage	Vi	Ta=25° C	GND-0.3 to Vdd+0.3	V
Output voltage	Vo	Ta=25° C	GND-0.3 to Vdd+0.3	
Storage temperature	Tstg	RTC-72421	-55 to +85	° C
		RTC-72423	-55 to +125	C
Soldering conditions	Tsol	RTC-72421	No higher than 260° C for no more than 10 seconds on the leads (no higher than 150° C within the package)	
		RTC-72423	No higher than 260° C twice for no more than 10 seconds, or no higher 230° C for no more than 3 minutes	

### 2. Operating conditions

ltem	Symbol	Condition	Specifications	Unit
Supply voltage	Vdd		4.5 to 5.5	V
Operating temperature	Topr	RTC-72421	-10 to +70	° C
		RTC-72423	-40 to +85	
Data hold voltage	Vdн		2.0 to 5.5	V
CS1 data hold time	<b>t</b> CDR	See the section on data	2.0 min	116
Operation recovery time	tr	hold timing (page 19)	2.0 11111.	μδ

### 3. Frequency characteristics and current consumption characteristics

Item	Symbol	Condit	ion	Specific	ations	Unit
			RTC-72421A	±1	0	_
Eraguanav talaranaa	۸f/fO	Ta=25° C	RTC-72421B	±5	0	
Frequency tolerance	Δ1/10	VDD=5.0V	RTC-72423A	±2	0	
			RTC-72423	±5	0	Unit - - - - - - - - - - - - -
Frequency temperature		RTC-72421: -10 (reference	0 to +25° C 25° C)	+10/-	120	- PP
characteristics		RTC-72423: -40 (reference	+10/-220			
Frequency voltage characteristics		Ta=25° V <sub>DD</sub> =2.5 to	° C 5.5V	±5 m	nax.	ppm/V
Aging	fa	Vdd=5.0V, T	a=25° C	±5 m	nax.	ppm/year
Shock resistance	S.R.	Drop test of 3 times on 75 cm height, or $3000G$ wave $\times$ 3 di	±10 r	nax.	ppm	
Current consumption	loo1	Ta=25° C,CS1=0V	VDD=5.0V	1.0 typ.	10 max.	ıιΔ
	ldd2	I/O currents excluded	Vdd=2.0V	0.9 typ.	5 max.	μΑ

### 4. Electrical characteristics (DC characteristics)

Item	Signal	Condition	Applicable pins	MIN.	TYP.	MAX.	Unit
High input voltage 1	VIH1		All input pins except for CS1	2.2			
Low input voltage 1	VIL1					0.8	V
High input voltage 2	VIH2	$V_{PP}=2.0$ to 5.5V	CS4	4/5Vdd			v
Low input voltage 2	VIL2	vDD=2.0 t0 5.5 v	031			1/5Vdd	
Input leakage current 1	Ilk1		Input pins except for D <sub>0</sub> to D <sub>3</sub>			1/-1	
Input leakage current 2	ILK2					10/-10	μΑ
Low output voltage 1	Vol1	lo∟=2.5mA	Do to D <sub>3</sub>			0.4	
High output voltage	Vон	Іон=-400μА		2.4			V
Low output voltage 2	Vol2	lo∟=2.5mA				0.4	
Off-state leakage current	IOFFLK	VI=VDD/0V	STD.F			10/-10	μΑ
Input capacitance	С	Input frequency	Input pins except for D <sub>0</sub> to D <sub>3</sub>		10		пE
Input-output capacitance	Cı/o	1MHz	D <sub>0</sub> to D <sub>3</sub> and STD.P		20		рг

### Switching characteristics (AC characteristics)

### 1. When ALE is used

Write mode	(VDD=5V±0.5V,RTC-72421:Ta=-10°C to +70°C, RTC-72423:Ta=-40°C to +85°C							
Item	Symbol	Condition	MIN.	MAX.	Unit			
CS1 set-up time	tsu(CS1)		1000					
Address set-up time before ALE	tsu(A-ALE)		50					
Address hold time after ALE	tн(ALE-A)		50					
ALE pulse width	tw(ALE)		80					
ALE set-up time before write	tsu(ALE-W)		0		1			
Write pulse width	tw(W)		120		ns			
ALE set-up time after write	tsu(W-ALE)		50		1			
Data input set-up time before write	tsu(D-W)		80					
Data input hold time after write	tн(W-D)		10					
CS1 hold time	tH(CS1)		1000					
Write recovery time	trec(W)		200		1			

Read mode

#### (V<sub>DD</sub>=5V±0.5V,RTC-72421:Ta=-10°C to +70°C, RTC-72423:Ta=-40°C to +85°C)

Item	Symbol	Condition	MIN.	MAX.	Unit
CS1 set-up time	tsu(CS1)		1000		
Address set-up time before ALE	tsu(A-ALE)		50		
Address hold time after ALE	tн(ALE-A)		50		
ALE pulse width	tw(ALE)		80		
ALE set-up time before read	tsu(ALE-R)		0		
ALE set-up time after read	tsu(R-ALE)		50		115
Data output transfer time after read	tpzv(R-Q)	CL=150pF		120	
Data output floating transfer time after read	tpvz(R-Q)		0	70	
CS1 hold time	tH(CS1)		200		
Read recovery time	trec(W)		1000		]





### 2. When ALE is fixed at VDD

Write mode	(V₀₀=5V±0.5V, RT	C-72421:Ta=-10°C	to +70°C, RT0	C-72423:Ta=-	-40°C to +85°C
Item	Symbol	Condition	MIN.	MAX.	Unit
CS1 set-up time	tsu(CS1)		1000		
CS1 hold time	tH(CS1)		1000		
Address set-up time before write	tsu(A-W)		50		7
Address hold time after write	tн(W-A)		10		
Write pulse width	tw(W)		120		115
Data input set-up time before write	tsu(D-W)		80		1
Data hold time after write	tн(W-D)		10		
Write recovery time	trec(W)		200		
Read mode	(Vdd=5V±0.5V, RT	C-72421:Ta=-10°C	to +70°C, RTC	C-72423:Ta=-	40°C to +85°C
ltem	Symbol	Condition	MIN.	MAX.	Unit
CS1 set-up time	tsu(CS1)		1000		
CS1 hold time	tH(CS1)		1000		
Address set-up time before write	ts∪(A-W)		50		1
Address hold time after write	tн(W-A)		10		
Write pulse width	tw(W)		120		- 115
Data input set-up time before write	ts∪(D-W)		80		
Data hold time after write	tн(W-D)		10		
Write recovery time	trec(W)		200		







### Registers

### 1. Register table

Address	A3	A2	A1	A0	Register		Data			Count	Remarks
(Hex)					name	D3	D2	D1	D0	(BCD)	
0	0	0	0	0	S1	s8	s4	s2	s1	0~9	1-second digit register
1	0	0	0	1	S10	*	s40	s20	s10	0~5	10-seconds digit register
2	0	0	1	0	MI1	mi8	mi4	mi2	mi1	0~9	1-minute digit register
3	0	0	1	1	MI10	*	mi40	mi20	mi10	0~5	10-minutes digit register
4	0	1	0	0	H1	h8	h4	h2	h1	0~9	1-hour digit register
5	0	1	0	1	H10	*	PM/AM	h20	h10	0~1 or 2	10-hours digit register
6	0	1	1	0	D1	d8	d4	d2	d1	0~9	1-day digit register
7	0	1	1	1	D10	*	*	d20	d10	0~3	10-days digit register
8	1	0	0	0	MO1	mo8	mo4	mo2	mo1	0~9	1-month digit register
9	1	0	0	1	MO10	*	*	*	mo10	0~1	10-months digit register
A	1	0	1	0	Y1	y8	y4	y2	y1	0~9	1-year digit register
В	1	0	1	1	Y10	y80	y40	y20	y10	0~9	10-years digit register
С	1	1	0	0	W	*	w4	w2	w1	0~6	Day-of-the-week register
D	1	1	0	1	CD	30-s ADJ	IRQ FLAG	BUSY	HOLD		Control register D
E	1	1	1	0	CE	t1	tO	ITRPT/ STND	MASK		Control register E
F	1	1	1	1	CF	TEST	24/12	STOP	RESET		Control register F

#### 2. Notes

- (1) The counts at addresses 0 to C are all positive logic. Therefore, a register bit that is 1 appears as a high-level signal on the data bus. Data representation is BCD.
- (2) Do not set an impossible date or time in the RTC. If such a value is set, the effect is unpredictable.
- (3) When the power is turned on (before the RTC is initialized), the state of all bits is undefined. Therefore, write to all registers after power-on, to set initial values. For details of the initialization procedure, see "Using the RTC-72421/RTC-72423" on page 16.
- (4) The TEST bit of control register F is used by EPSON for testing. Operation cannot be guaranteed if 1 is written to this bit, so make sure that it is set to 0 during power-on initialization.

### 3. Functions of register bits (overview)

Bit name	F	unction								
*mark	N	Not used. Writing to this bit has no effect; reading it always returns 0.								
Seconds-to-year digits	A	All written in BCD code.								
Day of the week digit	T 6. th	his is a septa Since the va at relates the	l (base 7) cou lue in the cou counter valu	inter that incr inter bears n e to the day	ements each o relationship of the week.	time the day to the day of The following	digits are inc the week, the is just one ex	remented. It e user can ch cample of this	counts from 0 noose the cod relationship:	) to ling
Day-01-the-week digit		Count	0	1	2	3	4	5	6	]
		Day	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	]
PM/AM	T 24	he PM/AM bit 4/12 bit is 0);	t is 1 for p.m. in 24-hour-cle	times; 0 for a ock mode (wł	a.m. times. Th nen the 24/12	his bit is valid bit is 1), this	only for 12-ho bit is always	our-clock mo 0.	de (when the	
30-seconds ADJ	W	/riting 1 to thi	s bit executes	s a 30-second	ds correction.					
IRQ FLAG	T th In Io fc	he IRQ FLAG iis bit clears i fixed-period w), and is au prcibly cancels	bit is set to t. Note that it pulse output tomatically clo s the pulse output	I when an int is possible to mode, this bi eared when p utput.	errupt reques write 1 to thi t is at 1 while oulse output e	st is generated is bit, but this the pulse out ends. Writing (	d in fixed-peri will have no e put is active ) to this bit wl	od interrupt r effect. (while the ST hile pulse out	node. Writing D.P pin outpu put is active	0 to ut is
BUSY	U cy re N w T	Use the BUSY bit when accessing data in the S1 to W registers. This bit is set to 1 during the incrementation cycle of the S1 to W registers, and is set to 0 otherwise. When the BUSY bit is 1, access to the S1 to W registers is inhibited. Note that the HOLD bit must also be used when accessing the S1 to W registers. The BUSY bit is always 1 when the HOLD bit is 0.								
HOLD	W ai re C	When 1 has been written to the HOLD bit, the status of the BUSY bit can be checked. While the HOLD bit is 1, any incrementation of the digits is held just once. (The incrementation is held only once, even if the HOLD bit remains at 1 for two or more seconds.)								
t1,t0	T ho	hese bits set our).	the timing for	fixed-period	pulse output	and interrupt	s (1/64 secor	nds, 1 second	l, 1 minute, o	r 1
ITRPT/STND	T Se	he ITRPT/ST et interrupt (IT	ND bit sets fiz (RPT) mode;	ked-period pu when write 0	Ilse output me to it to set pu	ode and fixed ulse output (S	-period interru TND) mode.	upt mode. Wi	rite 1 to this b	it to
MASK	T in	he MASK bit hibit these m	disables fixed odes; write 0	I-period pulse to it to enable	e output and f e these mode	ixed-period in s.	terrupts. Writ	te 1 to this bit	to mask and	
TEST	T m	he TEST bit i ake sure that	s used by EP t it is set to 0	SON for test during power	purposes. Op -on initializati	peration canno on.	ot be guarant	eed if 1 is wr	itten to this bi	it, so
24/12	T 0 re	he 24/12 bit s to it to set 12 eset to match.	witches betw -hour mode. Note that the	een 24-hour When the 24 e h20 bit of th	clock and 12- /12 bit is set, ie H10 registe	hour clock. W both the time er is always 0	/rite 1 to this r registers an in 12-hour-cl	bit to set 24- d the timer m ock mode.	hour mode; w node must be	/rite
STOP	T fr re is	he STOP bit om the RTC's eleased again 1.	sets an inhibi s internal 32,7 when it becc	tion on clock '68-Hz oscilla mes 0. The i	operation in 8 ation source. nternal oscilla	3192-Hz steps The clock is ir ation circuit co	s which are d hhibited when ntinues to op	ivisions of the the STOP b perate even w	e 1-second sig it is 1, and when the STO	gnal P bit
RESET	T th T	he RESET bi ne reset. he RESET bi	t resets the p t is set to 0 w	art of the cou hen the CS1	nter that is be pin goes low.	elow one seco	ond. Write 1 to	o this bit to re	eset; 0 to rele	ase

### 4. Setting the fixed-period pulse output mode and fixed-period interrupt mode

Mode	MASK	ITRPT/STND	ITRPT/STND	STD.P pin		Setting of	of fixed-pe	riod outpu	it timing
Fixed-period pulse output mode	0	0	Set to 1 when	Set low	t1 bit	0	0	1	1
Fixed-period interrupt mode	0	1	active	active when active	to bit	0	1	0	1
Fixed-period pulse output inhibited	1	0 or 1	"0"	Open-circuit	Output period	1/64 s	1 s	1 min	1 hour

### 5. Resetting the fixed-period pulse output mode and fixed-period interrupt mode

Mode	IRQ FLAG	IRQ FLAG	STD.P pin
Fixed-period pulse output mode	Write 0	Reset immediately after the write ("1"→"0")	Reset immediately after the write (low $\rightarrow$ open-circuit)
ITRPT/STND=0	No write	Automatically returned by the set period ("1"→"0")	Automatically returned by the set period (low $\rightarrow$ open-circuit)
Fixed-period interrupt mode MASK=0	Write 0	Reset immediately after the write ("1"→"0")	Reset immediately after the write (low $\rightarrow$ open-circuit)
ITRPT/STND=1	No write	The interrupt request continues, with no re	eset. Subsequent interrupts are ignored.

### Register description

#### 1. Timing registers

#### (1) S1 to Y10 registers

These registers are 4-bit, positive logic registers in which the digits of the year, month, day, hour, minute, and second are continuously written in BCD code.

For example, when(1, 0, 0, 1) has been written to the bits of the S1 register, the current value in the S1 register is 9. As described previously, data is handled by 4-bit BCD codes. Therefore, the S1 to Y10 registers consist of units registers and tens registers.

When seconds are read, for example, the values in the S1 and S10 registers are both read out to give the total number of seconds.

#### (2) W register

The W register is a counter that increments each time the day digits are incremented. It counts from 0 to 6. Since the value in the counter bears no relationship to the day of the week, the user can choose the coding that relates the counter value to the day of the week. The following is just one example of this relationship;

Count	0	1	2	3	4	5	6
Day	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday

#### (3) H<sub>10</sub> register (PM/AM, h<sub>20</sub>, h<sub>10</sub>)

The H<sub>10</sub> register contains a combination of the 10-hours digit bits and the PM/AM bit. Therefore, the contents of this register will depend on whether the 12-hour clock or 24-hour clock is selected. If the 12-hour clock is selected, the user must bear in mind that this register will contain two types of data: 10-hour data in the h<sub>10</sub> bit and a.m./p.m. data in the PM/AM bit. The PM/AM bit is 0 for a.m. and 1 for p.m.

For example, if a value of 48 is obtained from the H<sub>10</sub> and H<sub>1</sub> registers when the H<sub>10</sub>, H<sub>1</sub>, M<sub>10</sub>, and M<sub>1</sub> registers are read, remember that the inclusion of a set PM/AM bit (PM/AM=1) will make the tens digit appear to be 4. Since this bit is 1, the time is p.m. If the value read from the M<sub>10</sub> and M<sub>1</sub> registers is 00, the actual time should be read as 8:00 p.m.

Similarly, if the value read from the H<sub>10</sub> and H<sub>1</sub> registers is 11, the PM/AM bit is 0, and so this time is therefore a.m. If the value read from the M<sub>10</sub> and M<sub>1</sub> registers is 30, this time should be read as 11:30 a.m.

When the 12-hour clock is used, the h<sub>20</sub> bit should never be 1, but it is nonetheless physically possible to write a 1 in this bit. The user should be careful to write a 0, to avoid unpredictable consequences. Note that, if a mistake in the PM/AM value is made while in 12-hour-clock mode, the date digits will be half a day out. Correct setting is needed. If the 24-hour clock is selected, the PM/AM bit will always be 0.

For details of how to set 12-hour or 24-hour clock, see the section on the 24/12 bit on page 15.

Setting	Possible times
12-hour clock	12:00 to 11:59, a.m. and p.m.
24-hour clock	00:00 to 23:59

(4) Y1 and Y10 registers

The Y<sub>1</sub> and Y<sub>10</sub> registers can handle the last two digits of the year in the Gregorian calendar. Leap years are automatically identified, and this affects the handling of the month and day digits for February 29.

[Leap years]

In general, a year contains 365 days. However, the Earth takes slightly longer than exactly 365 days to rotate around the sun, so we need to set leap years in compensation. A leap year occurs once every four years, in years in the Gregorian calendar that are divisible by four. However, a further small correction is necessary in that years that are divisible by 100 are ordinary years, but years that are further divisible by 400 are leap years.

The main leap and ordinary years since 1900 and into the future are listed on the right.

[Leap years in the RTC-72421/72423]

To identify leap years, the RTC-72421/RTC-72423 checks whether or not the year digits are divisible by four. As implied above, 2000 will be a leap year, and so no further correction will be necessary in that case.

This process identifies the following years as leap years:

96, (20)00, (20)04, (20)08, (20)12...

The turn-of-the-century years for which the RTC-72421/RTC-72423 will require a correction are shown shaded in the table on the right.

If Japanese-era years are set, accurate leap-year identification will only be possible if the era years that are divisible by four are actually leap years. As it happens, years in the current era, Heisei, that are divisible by four are leap years, which means that Heisei years can be set in these registers.

ordinary years				
Year	Leap year	Ordinary year		
1900		0		
:				
1993		0		
1994		0		
1995		0		
1996	0			
1997		0		
1998		0		
1999		0		
2000	0			
2001		0		
2002		0		
2003		0		
2004	0			
2005		0		
:				
2100		0		
2200		0		
2300		0		
2400	0			
:				

(5) Out-of-range data

If an impossible date or time is set, this may cause errors. If such a date is set, the behavior of the device is in general unpredictable, so make sure that impossible data is not set.

### 2. CD register (control register D)

(1) HOLD bit (D<sub>0</sub>)

Use the HOLD bit when accessing the S<sub>1</sub> and W registers. For details, see "Read/write of S<sub>1</sub> to W registers" on page 18.

HOLD bit	Function HOLD bit
0	The BUSY bit is always 1 (the BUSY status cannot be checked).
1	The BUSY status can be checked. When the HOLD bit is 1 and the BUSY bit is 0, read and write are enabled.

When the HOLD bit is 1, any incrementation in the count is held within the RTC. The held incrementation is automatically compensated for when the HOLD bit becomes 0. (Second and subsequent incrementations are ignored.) Therefore, if the HOLD bit is at 1 for two or more seconds in succession, the time will be slightly slow (delay). Make sure that any access to the S<sub>1</sub> to W registers is completed within one second, then clear the HOLD bit to 0.

The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit.

If the CS1 pin goes low while the HOLD bit is 1, the HOLD bit is automatically cleared to 0.

There is no need to use the HOLD bit when accessing the control registers (CD, CE, and CF).

(2) BUSY bit (D1)

The BUSY bit indicates whether or not the digits from the seconds digit onward are being incremented, and is used when accessing the S<sub>1</sub> to W registers. For details, see "Read/write of S<sub>1</sub> to W registers" on page 18. There is no need to check the BUSY bit when accessing the control registers (CD, CE, and CF).

<b>BUSY</b> bit	Significance of the BUSY bit	Condition	Remarks
0	Access enabled		The RTC is not counting
1	Access disabled	HOLD=1	The count has been incremented in the RTC(190 $\mu$ s max.)
1	BUSY is always 1	HOLD=0	The count cannot be checked

The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit. The BUSY bit is a read-only bit, so any attempt to write 1 or 0 to it is ignored.

#### (3) IRQ FLAG bit (D2)

The IRQ FLAG bit is an internal status bit that corresponds to the status of the STD.P pin output, to indicate whether or not an interrupt request has been issued to the CPU. When the STD.P pin output is low, the IRQ FLAG bit is 1; when the STD.P pin output is open-circuit, the IRQ FLAG bit is 0.

When writing data to the CD register, keep the IRQ FLAG bit at 1, except when deliberately writing 0 to it. Writing 0 to the IRQ FLAG bit cancels its status if it had become 1 at that instant or just before.

i. Interrupt processing (interrupt status monitor function)

Since the IRQ FLAG bit indicates that an interrupt request has been generated to the CPU, it is in synchronizations with the status of the STD.P pin output. In other words, the status of the STD.P pin output can be monitored by monitoring the IRQ FLAG bit.

In fixed-period pulse output mode, the relationship between the IRQ FLAG bit and the STD.P pin output is as follows:

STD.P pin output	IRQ FLAG bit
Low	1
Open (for open-drain output)	0

The timing of the IRQ FLAG bit and the STD.P pin output in fixed-period pulse output mode is as follows:



The output levels of the STD.P pin are low (down) and open circuit (up).

ii. STD.P pin output reset function

The STD.P pin output can be reset after an interrupt is generated by writing 0 to the IRQ FLAG bit. The relationships of this operation are shown below. Note that writing 1 to this bit is possible, but it has no effect.



The output levels of the STD.P pin are low (down) and open circuit (up).

Note: If the STD.P pin output remains low as set, subsequently generated interrupts are ignored. In order to prevent interrupts from being overlooked, write 0 to the IRQ FLAG bit before the next interrupt is generated, to return the STD.P pin to high.

iii.Initial setting of IRQ FLAG bit

If the fixed-period interrupt mode is not used, set the IRQ FLAG bit to 1. If the fixed-period interrupt mode is used, set the IRQ FLAG bit to 0.

(4) 30-second ADJ bit (D3)

The 30-seconds ADJ bit provides a 30-seconds correction (by which term is meant a rounding to the nearest whole minute) when 1 is written to it. The 30-seconds correction takes a maximum of 76.3 mseconds to perform, and after the correction the 30-seconds ADJ bit is automatically returned to 0. This operation also clears the sub-second bits of the internal counter down to the 1/256-seconds counter. During the 30-seconds correction, access to the counter registers at addresses 0 to C is inhibited, so monitor the 30-seconds ADJ bit to check that this bit has returned to 0, before starting subsequent processing. If no access is made to the RTC for 76.3 mseconds or more after 1 is written to the 30-seconds ADJ bit, there is no need to check the 30-seconds ADJ bit again.

#### i. Operation of 30-seconds ADJ bit

Writing 1 to the 30-seconds ADJ bit performs a 30-second correction. This 30-seconds correction changes the seconds and minutes digits as shown below. If the minutes digits have been incremented, an upward carry is propagated.

Status of seconds digits before correction	Status of seconds digits after correction
Up to 29 seconds	00 seconds. No carry to the minutes digits.
30 to 59 seconds	00 seconds. Carry to the minutes digits.

Example: The correction caused by the 30-seconds ADJ bit sets the time within the RTC to 00:00:00 if it was within the range of 00:00:00 to 00:00:29, or to 00:01:00 if it was within the range of 00:00:30 to 00:00:59.

ii. Access inhibited after 30-seconds correction

For 76.3 mseconds after 1 is written to the 30-seconds ADJ bit, the RTC is engaged in internal processing, so read to and write from the  $S_1$  to W registers is inhibited. The 30-seconds ADJ bit is automatically cleared to 0 at the end of the 76.3 mseconds.

#### 3. CE register (control register E)

#### (1) MASK bit (D<sub>0</sub>)

The MASK bit controls the STD.P pin output. The relationships between the MASK bit, ITRPT/STND bit, and STD.P pin output are as follows:

Status of seconds digits before correction	Status of seconds digits after correction
Up to 29 seconds	00 seconds. No carry to the minutes digits.
30 to 59 seconds	00 seconds. Carry to the minutes digits.

The timings of the MASK bit, ITRPT/STND bit, and STD.P pin output are as follows:

### RTC-72421/72423





#### (2) ITRPT/STND bit (D1)

The ITRPT/STND bit specifies fixed-period pulse output mode or fixed-period interrupt mode for the fixed-period operating mode.

The mode selected by each setting of this bit is as follows:

ITRPT/STND	Operating mode
0	Fixed-period pulse output mode
1	Fixed-period interrupt mode

For details of the timing of fixed-period operation, see the section on the to and t1 bits below.

(3) to (D<sub>2</sub>), t<sub>1</sub> (D<sub>3</sub>) bits

These bits select the timing of fixed-period operation in fixed-period pulse output mode or fixed-period interrupt mode. There is no special counter within the RTC for fixed-period operation; the fixed-period operation is performed at the incrementation of the time (period) specified by the to and t1 bits.

i. Setting to and t1

Setting these bits specifies the generation timing for fixed-period pulse output or fixed-period interrupts.

t1	to	Period (frequency)	Remarks
0	0	1/64 second (64 Hz)	In fived period pulse output mode, the STD D air output
0	1	1 second (1Hz)	is low for 7.8125ms
1	0	1 minute (1/60Hz)	(note that half the 1/64-second period is 7.8125 ms)
1	1	1 hour (1/3600Hz)	

#### ii. STD.P pin output control

The timing of STD.P pin output is at the incrementation of the period specified by the to and t1 bits.



iii.Frequency of STD.P pin output in fixed-period pulse output mode

In fixed-period pulse output mode, the timing of output is determined by the frequency of the internal crystal unit. This means that the output can be used to measure any error in the frequency of the crystal unit.

Note: The 30-seconds correction could generate a carry. If such a carry occurs when the to and t1 bits are set to (0, 1) or (1, 1), the STD.P pin output could end up low. If the ITRPT/STND bit is 0, this low-level STD.P pin output will be held from the time that the part of the counter that is below one second is cleared by the 30-seconds correction until the incrementation of the 1/64-second digit of the internal counter restarts. Note that this may be different from the normal case in which the STD.P pin output is low for 7.8125 milliseconds.

The time of the low-level output of the first STD.P pin output after a RESET or STOP operation, or after 1 has been written to the IRQ FLAG bit, may not be 7.8125 milliseconds.

If any one of the to, t1, or ITRPT/STND bits is overwritten, the IRQ FLAG bit may become 1. Therefore, after writing to any of these bits, it is necessary to first write 0 to the IRQ FLAG bit then wait until the IRQ FLAG bit changes back to 1.

### 4. CF register (control register F)

(1) RESET bit (D<sub>0</sub>)

Writing 1 to the RESET bit clears the sub-second bits of the internal counter down to the 1/256-seconds counter. The reset continues for as long as the RESET bit is 1. End the reset by writing 0 to the RESET bit. If the level of the CS1 pin goes low, the RESET bit is automatically cleared to 0.

(2) STOP bit (D1)

Writing 1 to the STOP bit stops the clock of the internal counter from the 1/8192 second bit onward. Writing 0 to the STOP bit restarts the clock.

This function can be used to create a cumulative timer.

(3) 24/12 bit (D<sub>2</sub>)

Set the 24/12 bit to select either 12-hour clock or 24-hour clock as the timer mode. In 12-hour clock mode, the PM/AM bit is used.

i. Switching between 12-hour clock and 24-hour clock

Writing 1 to the 24/12 bit selects 24-hour clock mode. In 24-hour clock mode, the PM/AM bit is inoperative and is always 0. Writing 0 to the 24/12 bit selects 12-hour clock mode. In 12-hour clock mode, the PM/AM bit becomes valid. It is 0 for a.m. times and 1 for p.m. times.

ii. Overwriting the 24/12 bit

Overwriting the contents of the 24/12 bit could destroy the contents of the registers from the H<sub>1</sub> register upward (from the 1-hour digit upward). Therefore, before overwriting the 24/12 bit, it is necessary to save the contents of the hour (H<sub>1</sub>, H<sub>10</sub>), day (D<sub>1</sub>, D<sub>10</sub>), month (MO<sub>1</sub>, MO<sub>10</sub>), year (Y<sub>1</sub>, Y<sub>10</sub>), and day-of-the-week (W) registers, then rewrite the data back into the registers to suit the new timer mode, after overwriting the 24/12 bit.

(4) TEST bit (D<sub>3</sub>)

The TEST bit is used by EPSON for test purposes. Operation cannot be guaranteed if 1 is written to this bit, so make sure that it is set to 0 during power-on initialization.

### ■ Using the RTC-72421/RTC-72423

#### 1. Power-on procedure (initialization)

When power is turned on, the contents of all registers and the output from the STD.P pin are undefined. Therefore, all the registers must be initialized after power on. Follow the procedure given below for initialization.



For details of processes (A) to (C), see page 17

#### (A) Starting the count



(C) Stopping and resetting the counter

START
Set the CF register Reg.F ← 0*01B
$\begin{array}{rcl} TEST & \leftarrow & 0 \\ 24/12 & \leftarrow & 0 \text{ or } 1 \\ STOP & \leftarrow & 1 \\ RESET & \leftarrow & 1 \end{array}$
Wait 250 μs
Set the CF register Reg.F ← 0*11B
$\begin{array}{c} TEST &\leftarrow 0\\ 24/12 &\leftarrow 0 \text{ or } 1\\ STOP &\leftarrow 1\\ RESET \leftarrow 1 \end{array}$
To next process

(B) Checking the status of the BUSY bit



(C)Stopping and resetting the counter

#### 2. Read/write of S1 to W registers

Use one of the procedures shown below to access registers other than the control registers (CD, CE, and CF) while the RTC is operating. Note that the control registers can be accessed regardless of the status of the BUSY bit.



Read or write when the HOLD bit is used

### 3. Write to 30-second ADJ bit

A=B? YES To next process NO

The 30-seconds ADJ function is enabled by writing 1 to the 30-seconds ADJ bit. Note that the counter registers (S<sub>1</sub> to W) cannot be accessed for 76.3 mseconds after this write. Therefore, follow one of the procedures shown below to use this function.



The crystal unit could be damaged if subjected to excessive shock. If the crystal unit should stop operating for such a reason, the timer within the RTC will stop. While the crystal unit is operating, the BUSY bit is automatically reset every 190 mseconds and the 30-seconds ADJ bit, every 76.3 mseconds , but this automatic reset cannot be done if the oscillation stops. Therefore, in such a status, it is no longer possible to escape from the BUSY bit status check loop shown in subsection 2 above or the 30-seconds ADJ bit status check loop shown in subsection 3 above, and you should consider backing up the system. To design a fail-safe system, provide an escape from the loop to a procedure that can process such an error if the loop is repeated for more than 0.5 to 1.0 milliseconds.

#### 4. Using the CS1 pin

The RTC-72421/RTC-72423 has 2 chip-select signal systems:  $\overline{cs_0}$  and CS1. Use  $\overline{cs_0}$  as chip-select for ordinary bus access. CS1 is not only used for CPU bus control, it also has the main function of switching between standby mode and operating mode.

#### (1) Functions

Providing the CS1 pin with the rated voltage levels enables CS1 to have the following functions:

- Enabling interface with microprocessor during operation within the operating voltage range (5.0 V ± 0.5 V)
- Reducing current consumption during standby (to prevent through currents caused by unstable inputs, which is inherent to C-MOS devices)
- Protecting internal data during standby

To ensure these functions, make sure that operation of the CS1 pins observes that following conditions:

- Make sure that the voltage input to the CS1 pin during operation is at least 4/5 VDD.
- Make sure that the voltage input to the CS1 pin during standby is as close as possible to 0 V, to prevent through currents.
- Make sure that the operation conforms to the timing chart below during a shift to standby mode or a return to operating mode.
- \* Standby mode is a state in which a voltage lower than the RTC's rated range of operating supply voltage is applied (4.5 V to 2.0 V). Under this condition, the timer continues to operate under battery back-up power, but the interface between the interior and exterior of the RTC cannot be guaranteed.

(2) Timing



#### (3) Note

If the RTC is operated with timing conditions different from those shown above, data within the RTC could be overwritten during a shift to standby mode or a return to operating mode. For example, if a write signal ( $\overline{WR}$ ) is generated during either of the timing conditions (tcDR, tR) shown in the timing chart above, the data will be input before the RTC has stabilized. To ensure that data is held throughout the entire standby process, make sure that the timing conditions shown in the chart are followed.

### Power supply circuit example



- Note 1: This capacitor must be of a high capacity because a transient reverse current flows from the collector to the emitter of the transistor when the power is turned off.
- Note 2: Use a chargeable or lithium battery. If a chargeable battery is used, there is no need for the diode. If a lithium battery is used, the diode is necessary. For specific details of the resistance of the resistor, contact the manufacturer of the battery that is used.

### **Examples of connection to general-purpose microprocessor**

When connecting the RTC-72421/RTC-72423 to a microprocessor, carefully check the AC timings of both the RTC and the microprocessor.

#### 1. Connection to multiplexed bus type





The resistors on the RD and WR lines are not necessary if the CPU does not have a HALT or HOLD state.

#### 2. Connection to Z80 or compatible CPU



#### 3. Connection to 68-series MPU



\* Select IORQ or MEMRQ depending on whether the RTC maps I/O or memory of the CPU.

### ■ Reference data



Note: This data shows average values for a sample lot. For rated values, see the specifications on page 4.

### External dimensions



### Marking layout

	Indicatio	ns of frequency t	Tolerance
<b>KIG-12421 A</b> /	RTC-72421	A	± 10ppm
		В	± 50ppm
EPSON 6053C	RTC-72423	А	± 20ppm
		No indications	± 50ppm
Manufacturing lot no.			

### Application notes

#### 1. Notes on handling

In order to enable the RTC-72421/RTC-72423 module to operate at low power levels, C-MOS circuitry was used in the design of the chip. To prevent damage to this RTC, note the following points:

#### (1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltages should be used with this module, which should also be grounded when such devices are being used.

#### (2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up". In order to ensure stable operation, use a bypass capacitor (preferably ceramic) of  $0.01\mu F$  to  $0.1\mu F$  as close as possible to the power supply pins (Vod and GND). Also avoid placing any device that generates high levels of electronic noise near the RTC-72421/RTC-72423 module.

Do not connect signal lines to the RTC-72421/RTC-72423 module within the area shown hatched in the figure on the right, and, if possible, embed this area in a GND land.

Image: Non-State State State

(3) Voltage levels of input pins

Apply signal levels that are as close as possible to V<sub>DD</sub> and ground, to all pins except the CS<sub>1</sub> pin. Mid-level potentials will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device. Since it is likely that power consumption will increase excessively and operation cannot be guaranteed, the setting of the voltage range of V<sub>IH2</sub> and V<sub>IL2</sub> at the CS<sub>1</sub> pin should be such that the system is designed so that it is not affected by ripple or other noise.

Note that the CS1 pin cannot handle a TTL interface.

(4) Unused signal pins

Since the input impedance of the signal pins is extremely high, operating the device with these pins open circuit can lead to malfunctions due to noise. Pull-up or pull-down resistors should be provided for all unused signal pins. The N.C. pins should be connected to either VDD or GND, to prevent noise. If not using the ALE pin, connect it directly to VDD.

#### 2. Notes on mounting

- (1) Soldering temperature conditions
  - i. RTC-72421

Solder is used on the built-in crystal unit. Therefore, if the temperature within the package exceeds 150°C, the characteristics of the crystal unit will be degraded and it may be damaged. Either use a soldering bath or solder by hand. If you need to use vapor-phase or infrared reflow soldering, use the RTC-72423 module instead. Soldering conditions: No higher than 260°C for no more than 10 seconds (on the leads only)

ii. RTC-72423

If the temperature within the package exceeds 260°C, the characteristics of the crystal unit will be degraded and it may be damaged. Therefore, always check the mounting temperature before mounting this device. Reconfirm if the mounting conditions are later changed.

Soldering conditions: No higher than 260°C for no more than twice at 10 seconds, or no higher than 230°C for no more than 3 minutes.

Examples of SMD soldering conditions



(When increasing the temperature of resin, make sure that these curves are as gentle as possible.)

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal unit may be damaged in some circumstances, depending on the equipment and conditions. Therefore, you should confirm that the module will survive the mounting process that will be used before actually using this module in full-scale production. In addition, if the mounting conditions are later changed, the survivability of the module should be reconfirmed under the new conditions.

(3) Ultrasonic cleaning

There is a possibility that the crystal unit will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

# **EPSON** Application Manual **RTC-72421/72423**

Distributor

#### AMERICA

#### EPSON ELECTRONICS AMERICA, INC. http://www.eea.epson.com

1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245-50600 U.S.A. Phone: (1) 310-955-5300 Fax: (1) 310-955-5400

#### EUROPE

#### EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Muenchen GERMANY Phone: (49)-(0)89-14005-0 Fax: 4(49)-(0)89-14005-110

#### **EPSON EUROPE ELECTRONICS UK Office**

G6 Doncastle House , Doncastle Road, Bracknell, Berkshire, RG12 8PE , England Phone: (41)-(0)1-344-381700 Fax : (41)-(0)1-344-381701

#### **EPSON EUROPE ELECTRONICS FRANCE Office**

Les Conquerants Immeuble "Fujiyama", L.P 915 1 Avenue de l'Atlantique, Z.A. de Courtaboeuf 2, 91976 Les Ulis Cedex Phone: (33)-(0)1-64-86-23-50 Fax: (33)-(0)1-64-86-23-55

#### EPSON ITALIA S.P.A.

V.le F.lli Casiraghi, 427 20099 Sesto San Giovanni, Milan, ITALY Phone: (39) 2-262331 Fax: (39) 2-2440750

#### ASIA

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road, Wanchai, HONG KONG Phone: (852) 2585-4600 Fax: (852) 2827-2152

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No.287, Nanking East Road, Sec.3, Taipei, TAIWAN, R.O.C. Phone: (886) 2-717-7360 Fax: (886)2-718-9366

#### EPSON SINGAPORE PTE. LTD.

No.1, Temasek Avenue #36-00, Millenia Tower, SINGAPORE 039192 Phone: (65) 337-7911 Fax: (65) 334-1185

#### SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg.,27, No.69, Guijing Road, Caoheijing, Shanghai, CHINA Phone: (86) 21-6485-0835 Fax: (86) 21-6485-0775

#### SEIKO EPSON CORPORATION KOREA Office

10F, KLI 63 Building,60 Yoido-dong, Youngdeungpo-Ku, Seoul, 150-010, KOREA Phone: (82) 2-784-6027 Fax: (82) 2-767-3677

#### SEIKO EPSON CORPORATION

ELECTRONIC DEVICE MARKETING DEPARTMENT

Eiectoronic devices information on WWW server

http://www.epson.co.jp