USER S MANUAL

PROGRAMMABLE HIGH-SPEED PULSE GENERATOR FOR MOTION CONTROL ON FOUR AXES

PCL6045

NPM NIPPON PULSE MOTOR CO., LTD.

Foreword

Thank you for your interest in the programmable high-speed pulse generator PCL6045. To make full use of its versatile performance, read this manual thoroughly. Also, be sure to follow the handling precautions in the last section.

Precautions

- (1) The whole or any part of this manual may not be reproduced or transmitted in any form without prior permission of Nippon Pulse Motor Co., Ltd.
- (2) This manual may be revised without prior notice for performance and quality improvement.
- (3) We compiled this manual carefully. But if you find any thing uncomprehensible or unclear, please report the fact to us.
- (4) We have no responsibility for any adverse effect caused by using this chip or by insufficient description of this manual.

Notes

- 1. Suffixed "x", "y", "z" and "u" to pin and bit names stand for X, Y, Z and U axes, respectively.
- 2. Pins having an upper line on the name (e.g. RST) are fixed to negative logic and do not allow change to positive logic. Pins having no upper line on the name are positive logic pins or pins for which input/output logic may be changed.
- 3. In explanation of register bits, "n" and "0" indicate the bit positions. Please note that when "0" is used to indicate bit positions, it cannot be changed and the bits will always read "0."

Contents

1.	General Description	1
	1.1 Outline of the Chip	1
	1.2 Features	1
2.	Specifications	7
3.	Terminal Pin Layout	8
4.	Terminal Pin Functions	9
5.	Block Diagram	17
6.	CPU Interface	18
	6.1 Setting to Connected CPU	18
	6.2 Precautions in Designing Hardware	18
	6.3 CPU Interface Circuit Block Diagram	19
	6.3.1 Z80 Interface	19
	6.3.2 8086 Interface	19
	6.3.3 H8 Interface	20
	6.3.4 68000 Interface	20
	6.4 Address Map	21
	6.4.1 Axis Arrangement Map	21
	6.4.2 Address Map in Each Axis	21
	6.5 Contents of Map	23
	6.5.1 Writing Command Code by Selecting Axis (COMB0, COMB1)	23
	6.5.2 Writing to Output Ports (OTPW, OTPB)	23
	6.5.3 Writing/Reading to/trom input/Output Buffer	24
	6.5.4 Reading Main Status and I/O Darts (SSTSM, SSTSP, IODP)	24
-	0.5.5 Reading Sub Status and I/O Ports (SSTSW, SSTSB, IOPB)	25
7.	Operation and Control Commands	26
	7.1 Operation Commands	26
	7.1.1 Operation Command Writing Procedure	26
	7.1.2 Start Commands	20
	7.1.5 Speed Change Commands	21
	7.1.4 Stop Command	20
	7.2. General-purpose Output Bit Control Commands	20
	7.3 Control Commands	30
	7.3.1 Software Reset Command	30
	7.3.2 Counter Reset Commands	30
	7.3.3 ERC Output Control Commands	30
	7.3.4 Preregister Control Commands	30
	7.3.5 PCS Input Command	30
	7.3.6 LTC Input (Counter Latch) Command	31
	7.4 Register Control Commands	31
	7.4.1 Writing Data to Registers	31
	7.4.2 Reading Data from Register	31
	7.4.3 List of Register Control Commands	32
	7.5 General-purpose Output Control Command	33
	7.5.1 Command Writing Procedure	33
	7.5.2 Command Bits and Output Pins	33

8.	Reg	gisters	34
	8.1	List of Registers	34
	8.2	Preregisters	35
		8.2.1 Operation Flow	35
	8.3	Explanation of Registers	36
		8.3.1 RMV (PRMV) Register	36
		8.3.2 RFL (PRFL) Register	36
		8.3.3 RFH (PRFH) Register	36
		8.3.4 RUR (PRUR) Register	37
		8.3.5 RDR (PRDR) Register	37
		8.3.6 RMG (PRMG) Register	37
		8.3.7 RDP (PRDP) Register	38
		8.3.8 RMD (PRMD) Register	39
		8.3.9 RIP (PRIP) Register	41
		8.3.10 RUS (PRUS) Register	41
		8.3.11 RDS (PRDS) Register	41
		8.3.12 RFA Register	42
		8.3.13 RENV1 Register	42
		8.3.14 RENV2 Register	44
		8.3.15 RENV3 Register	46
		8.3.16 RENV4 Register	48
		8.3.17 RENV5 Register	50
		8.3.18 RENV6 Register	51
		8.3.19 RENV7 Register	51
		8.3.20 RCUN1 Register	52
		8.3.21 RCUN2 Register	52
		8.3.22 RCUN3 Register	52
		8.3.23 RCUN4 Register	52
		8.3.24 RCMP1 Register	53
		8.3.25 RCMP2 Register	53
		8.3.26 RCMP3 Register	53
		8.3.27 RCMP4 Register	53
		8.3.28 RCMP5 Register	53
		8.3.29 RIRQ Register	54
		8.3.30 RLIC1 Register	55
		8.3.31 RLIC2 Register	55
		8.3.32 RLIC3 Register	55
		8.3.33 RLIC4 Register	55
		8.3.34 RSTS Register	56
			5/
			58
		ö.J.J/ KPLS Kegister 0.000 DODD Deviator	59
			59
			59
		8.3.40 KIPS Kegister	60

9. Op	eration Modes	61
9.1	Continuous Operation mode under Command Control	61
9.2	In-Position Mode	61
	9.2.1 In-positioning with Relative Target Position Designated (MOD: 41HEX)	61
	9.2.2 In-positioning to Command Position 0 (MOD: 44HEX)	61
	9.2.3 In-positioning to Mechanical Position 0 (MOD: 45HEX)	61
	9.2.4 One-pulse Operation (MOD: 46HEX, 4EHEX)	62
	9.2.5 Timer Operation (MOD: 47HEX)	62
9.3	Pulser (PA/PB) Input Mode	63
	9.3.1 Continuous Operation based on Pulser Input (MOD: 01HEX)	65
	9.3.2 In-positioning based on Pulser Input (MOD: 54HEX)	65
	9.3.3 In-positioning to Command Position 0 based on Pulser Input (MOD: 54HEX)	65
	9.3.4 In-positioning to Mechanical Position 0 based on Pulser Input (MOD: 55HEX)	65
9.4	External Switch (±DR) Based Operation Mode (MOD: 02HEX, 56HEX)	66
	9.4.1 External Switch-Based Continuous Operation (MOD: 02HEX)	67
	9.4.2 External Switch-Based In-positioning (MOD: 56HEX)	67
9.5	Origin-Related Modes	68
	9.5.1 Origin Return Operation	69
	9.5.2 Origin Escape Mode	79
	9.5.3 Origin Search Mode	79
9.6	EL or SL Operation Mode	81
	9.6.1 Moving to EL or SL Position	81
	9.6.2 Escape from EL or SL Position	81
9.7	EZ Count-Based Mode	82
9.8	Interpolation	82
	9.8.1 Interpolation	82
	9.8.2 Interpolation Control Axis	83
	9.8.3 Composite Speed Constant Control	84
	9.8.4 Linear Interpolation 1	84
	9.8.5 Linear Interpolation 2	85
	9.8.6 Circular Interpolation	87
	9.8.7 Operations Available on the Way of Interpolation	88
10. Sp	beed Patterns	90
10.	1 Speed Patterns	90
10.	2 Setting Speed Pattern	92
10.	3 Manual FH Correction	97
10.4	4 Setting Speed Pattern with Acceleration/Deceleration	100
10.	5 Changing Speed Pattern during Operation in Progress	101
11. Fu	unctions	102
11.	1 Reset	102
11.	2 Overriding Target Position	103
	11.2.1 Target Position Override 1	103
	11.2.2 Target Position Override 2	104
11.	3 Output Pulse Control	105
	11.3.1 Output Pulse Modes	105
	11.3.2 Output Pulsewidth Control and Operation-Complete Timing	106
11.	4 Idling Control	107

11.5.1 +EL and –EL Signals	108
11.5.2 SD Signal	109
11.5.3 ORG and EZ Signals	112
11.6 Servomotor Interface	114
11.6.1 INP Signal	114
11.6.2 ERC Signal	115
11.6.3 ALM Signal	117
11.7 External Start/Simultaneous Start	118
11.7.1 CSTA Signal	118
11.7.2 PCS Signal	120
11.8 External Stop/Simultaneous Stop	120
11.9 Emergency Stop	122
11.10 Counters	123
11.10.1 Types of Counters and Their Input Modes	123
11.10.2 Resetting Counters	125
11.10.3 Counter Latch and Counting Condition	126
11.11 Comparators	128
11.11.1 Types and Functions of Comparators	128
11.11.2 Soft Limit Function	132
11.11.3 Detection of Out-of-step of Stepping Motor	133
11.12 Backlash/Slip Correction	134
11.13 Vibration Suppression Function	135
11.14 Synchronized Start	136
11.14.1 Starting by Stop of Other Axis	137
11.14.2 Starting by Internal Synchronization Signal	140
11.15 Interrupt Signal Output	143
12. Characteristics	145
12.1 Absolute Maximum Ratings	145
10.0 Decomposed of Operating Conditions	
12.2 Recommended Operating Conditions	145
12.3 DC Characteristics	145 146
12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock)	145 146 146
12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface)	145 146 146 147
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 	145 146 146 147 147
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 	145 146 146 146 147 147 148
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = L) 8086 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14. Handling Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14. Handling Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14.1 Designing Precautions 14.2 Transportation and Storage Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14. Handling Precautions 14.2 Transportation and Storage Precautions 14.3 Assembling Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14.1 Designing Precautions 14.2 Transportation and Storage Precautions 14.3 Assembling Precautions 14.4 Other Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14.1 Designing Precautions 14.2 Transportation and Storage Precautions 14.3 Assembling Precautions 14.4 Other Precautions 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock)	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics 12.4 AC Characteristics-1 (Reference Clock) 12.5 AC Characteristics-2 (CPU Interface) 12.5.1 CPU Interface-1 (IF1 = H, IF0 = H) Z80 12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086 12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8 12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000 12.6 Operation Timing 13. Dimensions 14. Handling Precautions 14.1 Designing Precaution 14.2 Transportation and Storage Precautions 14.3 Assembling Precautions 14.4 Other Precautions A.1 List of Commands A.2 Setting Speed Pattorn 	
 12.2 Recommended Operating Conditions 12.3 DC Characteristics	

1.1 Outline of the Chip

The PCL6045, a CMOS LSI, is a high-speed pulse generator used to drive stepping motors and pulse-train input servomotors according to commands received through the CPU bus interface. By generating pulses at a constant speed or in linear or S-curve acceleration/deceleration, the chip can control these motors for continuous operation or in-positioning and origin return.

The chip can control four axes and allows linear interpolation among two to four axes and circular interpolation between the desired two axes. The chip also provides pins for checking its own operation status, outputting an interrupt signal based on conditions, and a function to control a servomotor driver.

Our intelligent design concept makes all these functions easy to access by sending simple commands from the CPU and reduces the burden on the CPU.

1.2 Features

Four CPU Interfaces

The PCL6045 provides the following four CPU interfaces:

- (1) 8-bit interface to Z80
- (2) 16-bit interface to 8086
- (3) 16-bit interface to H8
- (4) 16-bit interface to 68000

Two Types of Acceleration/Deceleration

Linear and S-curve acceleration/deceleration modes are available. Onto the mid-way of the S-curve acceleration/deceleration, linear acceleration/deceleration can be added by setting the range of acceleration/deceleration. Since acceleration and deceleration characteristics can be set independently when setting the S-curve range, it is possible to accelerate linearly and then decelerate in S curve or to accelerate in S curve and then decelerate linearly.

Interpolation

It is possible to execute linear interpolation among two to four axes or circular interpolation between any two desired axes.

Override of Pulse Output Rate

The pulse output rate can be changed during an in progress operation while in any mode.

Two Override Modes of Target Position

- (1) During in-positioning in progress, the target position (moving amount) can be changed. If the PCL6045 has already generated pulses beyond the newly designated target, it decelerates the rate and stops generating pulses (immediately stops outputting pulses in constant speed operation) and then generates pulses in reverse direction.
- (2) The PCL6045 starts in the case of continuous mode and stops after generating pulses in a preset number from the time it inputs an external signal.

Function to Avoid Triangular Drive

In the in-positioning mode, a maximum rate is automatically lowered when the number of output pulses is low, thereby avoiding triangular drive.

Preregisters

During operation in progress, conditions for the next operation and those thereafter can be written in preregisters. These conditions include a moving amount, initial and operating speeds, acceleration and deceleration rates, speed magnification, ramping-down point, operation mode, the center of circular interpolation, sections of S-curve acceleration and deceleration and comparator data. When the PCL6045 completes the present operation, it is set to the conditions written in preregisters.

Four Counters for Each Axis

<u>Counter 1:</u> The 28-bit counter counts output pulses to check the command position.

<u>Counter 2:</u> The 28-bit counter counts input EA/EB signals, output pulses or input PA/PB signals to check the machanical position. If desired, it can be used as a universal counter.

<u>Counter 3:</u> The 16-bit counter counts deviation between output pulses and input EA/EB signals, output pulses and input PA/PB signals or input EA/EB and PA/PB signals to check deviation between the command position and the mechanical position.

<u>Counter 4:</u> The 28-bit counter counts output pulses, input EA/EB signals, input PA/PB signals or one half the reference clock. It is used when a synchronization signal is output. If desired, it can be used as a universal counter. All these counters can be reset by writing the command or inputting the CLR signal. Also, they can be latched by writing the command or inputting the LTC or ORG signal.

Five Comparators for Each Axis

Each comparator compares the set value with the value of an internal counter selected from counters 1 (command position), 2 (mechanical position), 3 (deviation) and 4 (universal). If desired, comparators 1 and 2 can be used to initiate soft limit signals +SL and –SL.

Soft Limit Function

Soft limits can be set using two comparators. When the operation status is in the limits, the PCL6045 stops generating pulses, immediately or after deceleration. Thereafter, it can generate pulses only in reverse direction.

Backlash Correction

Whenever the moving direction is changed, the PCL6045 corrects backlash, except for when circular interpolation is being executed.

Synchronization Signal Output

The PCL6045 can output a pulse signal at certain designated intervals.

Simultaneous Start

The command or external signal can start the PCL6045 generating pulses simultaneously for all or some selected axes.

Simultaneous Stop

The command or external signal can simultaneously stop the PCL6045 from generating pulses for all or selected axes. Also, abormal stop of an axis can simultaneously stop the PCL6045 from generating pulses for all axes.

Suppression of Vibration

By designating the control constant in advance, one each reverse and forward pulses can be added just before the stop. This reduces vibration at the stop.

Manual Pulser Input

By inputting signals from the manual pulser, the motor can be directly operated. The signals which can be input from the manual pulser are 90° phase difference signals (multiplied 1, 2 and 4 times) or UP and DOWN signals. The EL signal (soft limit) is effective to stop pulse output in the same direction as the EL signal but not in the reverse direction.

Direct Input from Drive Switch

Plus and minus DR pins are provided for each axis to input signals directly from the operation switch. The function of the switch is to drive the motor in forward and reverse directions.

Out-of-step Detection

The PCL6045 provides the deviation counter which operates based on command pulses and encoder signals EA/EB. It can be used for out-of-step detection and checking of in-positioning in combination with a comparator.

Idling Pulse Output

Use of idling pulses enables setting of an FL pulse rate at the self-starting frequency of the motor for high-speed operation. Idling pulses also make it difficult for the stepping motor to step out if a high initial speed is set for acceleration/deceleration.

Various Operation Modes

Basic operation modes are continuous operation, in-positioning, origin return, linear interpolation and circular interpolation, while various other operations are made available by setting operation mode bits:

- (1) Start/stop by writing the commands
- (2) Continuous operation and in-positioning by inputting PA and PB signals from the manual pulser
- (3) Operation in a fixed quantity and continuous operation by inputting direction signals +DR and –DR from the drive switch
- (4) Origin return
- (5) In-positioning by writing the command
- (6) Hard start of in-positioning by inputting the $\overline{\text{CSTA}}$ signal.
- (7) Moving in a designated amount from the time the PCS signal turns on

Various Origin Return Sequences

In constant-speed operation:

- (1) An ORG signal stops the chip from generating pulses.
- (2) An ORG signal stops the chip from generating pulses after outputting pulses in the preset EZ counter value.
- (3) An ORG signal lets the chip generate pulses in reverse direction and stop it from generating pulses after outputting pulses in the preset EZ counter value.
- (4) An EL signal stops the chip from generating pulses. (Normal operation)
- (5) An EL signal lets the chip generate pulses in reverse direction and stop it from gennerating pulses after outputting pulses in the preset EZ counter value.

In varied-speed operation:

- (6) An SD signal lets the chip start decelerating and an ORG signal stops it from generating pulses.
- (7) An ORG signal lets the chip start decelerating and stops it from generating pulses after outputting pulses in the preset EZ counter value.
- (8) An ORG signal lets the chip start decelerating, output pulses in reverse direction and stop it from generating pulses after outputting pulses in the preset EZ counter value.
- (9) An ORG signal lets the chip save the position of ORG signal and return to that saved position after deceleration and stop.
- (10) An ORG signal lets the chip save the position of counting up EZ signals and return to that position after deceleration and stop.
- (11) An EL signal lets the chip generate pulses in reverse direction after deceleration and stop and then output pulses in the preset EZ counter value before stop.

Four Input Mechanical Systems Signals for Each Axis

- (1) +EL signal: When this signal turns on during operation toward plus direction, the chip stops generating pulses immediately after deceleration.
- (2) -EL signal: When this signal turns on during operation toward minus direction, the chip stops generating pulses immediately after deceleration.
- (3) SD signal: This signal may be made either deceleration signal or stopafter-deceleration signal by setting the bits. If this signal is made a deceleration signal, the chip decelerates the pulse output to the rate of FL register when the signal turns on during varied-speed operation. If the signal is already on at the start, the chip generates pulses in constantspeed mode at the rate of FL register.

If this signal made a stop-after-deceleration signal, the chip stops generating pulses after deceleration to the rate of FL register when the signal turns on during varied-speed operation.

(4) ORG signal: This signal is for origin return.

The input logic of +EL and –EL signals can be changed by the ELL terminal. The input logic of SD and ORG signals can be changed by setting the bits.

Servomotor Interface

The following three pins are provided for each axis to interface with the servomotor.

- (1) INP pin: This pin inputs the in-positioned signal sent from the servomotor driver.
- (2) ERC pin: This pin outputs the deviation counter clear signal to the servomotor driver.
- (3) ALM pin: When this signal turns on, the PCL6045 stops generating pulses immediately after deceleration whether it is operating in plus or minus direction. The chip cannot output any command pulse when this signal is on.

The input/output logic of INP, ERC and ALM can be changed by setting the bits. Also, the ERC signal is a pulse output and the pulsewidth can be selected from a range of 12μ s to 104ms and the signal may be made a level output.

Two Output Pulse Modes

The common pulse mode or 2-pulse mode can be selected and the output logic can be selected.

Emergency Stop Signal (CEMG) Input

When this signal turns on, the chip stops generating pulses immediately for all axes. When this signal is on, no axis can be operated.

Interrupt Signal Output

The chip can output the INT (interrupt request) signal based on various factors. When each factor on each axis is in OR status, the chip outputs the signal from the INT pin. (Note, however, that wired OR connection is not possible between multiple units of PCL6045.)

2. Specifications

Number of Controllable Axes:	4 (X, Y, Z and U)
Reference Clock:	19.6608MHz standard (20MHz maximum)
In-position Control Range:	-134,217,728 to +134,217,727 (28 bits)
Ramping-down Point Setting Range:	0 to 16,777,215 (24 bits)
Pulse Rate Setting Registers:	FL (lower rate), FH (higher rate) and FA (inter- polation rate) for each axis
Pulse Rate Setting Step Range:	1 to 65,535 (16 bits)
Pulse Rate Multiplication Range:	0.1 to 100 times 0.1 to 6,553.5 pps with 0.1x 1 to 65,535 pps with 1x 100 to 6,553,500 pps with 100x (with reference clock 19.6608MHz)
Acceleration/Deceleration Modes:	Linear and S-curve (parameters for accelera- tion and deceleration can be set indepen- dently.)
Acceleration Rate Setting Range:	1 to 65,535 (16 bits)
Deceleration Rate Setting Range:	1 to 65,535 (16 bits)
Automatic Ramping-down Point Setting:	Possible in a range of deceleration time < (acceleration time x 2)
Automatic Pulse Rate Adjustment:	Pulse rate is automatically lowered for in- positioning operation with little moving amount
Manual Operation:	Possible through manual pulser input and push button switch
Counters:	Counter 1: 28-bit command position counter Counter 2: 28-bit mechanical position counter Counter 3: 16-bit deviation counter Counter 4: 28-bit multi-purpose counter
Comparators:	Five 28-bit comparator circuits provided
Interpolation:	Linear interpolation among desired two to four axes Circular interpolation between desired two axes
Operating Temperature Range:	0 to +70°C
Supply Voltages:	+5V $\pm 5\%$ and 3.3V $\pm 5\%$
Package:	176-pin QFP



4. Terminal Pin Functions

- **4.1 GND** (Power Supply Pins 17, 25, 39, 56, 77, 105, 127, 163, 176) These pins input the minus level of power supply. Be sure to connect the power supply to all these pins.
- **4.2 VDD5** (Power Supply Pins 33, 61, 100, 121, 149, 161, 162, 165, 166, 167) These pins input +5V ±5% power. Be sure to connect the power supply to all these pins.

4.3 VDD3 (Power Supply Pins 12, 88, 144)

These pins input +3.3V \pm 5% power. Be sure to connect the power supply to all these pins.

4.4 RST (Input Pin 175)

This pin inputs the reset signal in negative logic. After turning the chip on, be sure to set the pin at a low level to reset it once before starting an operation. Also, input more than eight reference clock signals to the CLK pin while the $\overline{\text{RST}}$ signal is at a low level. For the reset status, refer to "11.1 Resetting."

4.5 CLK (Input Pin 164)

This pin inputs the CMOS level reference clock (all input/output signals except for the reference clock are TTL level). Input the reference clock of 19.6608MHz as standard. Output pulses are produced referring to the clock input to this pin.

4.6 IFO, IF1 (Input Pins 1, 2)

These pins set the CPU interface mode as follows:

154	IF0	CPU	Pins and Connected CPU Signals			
			RD	WR	A0	WRQ
L	L	68000	+5V	R/W	LDS	DTACK
L	Н	H8	RD	HWR	(GND)	WAIT
Н	L	8086	RD	WR	(GND)	READY
H	Н	Z80	RD	WR	A0	WAIT

4.7 CS (Input Pin 3)

Setting this pin at a low level makes \overline{RD} and \overline{WR} pins valid.

4.8 RD, **WR** (Input Pins 4, 5)

Connect CPU interface signals to these pins. The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ pins are valid when the $\overline{\text{CS}}$ pin is at a low level.

4.9 A0 to A4 (Input Pins 6 to 10)

These pins input address signals in positive logic.

4.10 INT (Output Pin 11)

This pin outputs the interrupt request signal to the CPU in negative logic. The pin recovers the OFF status upon reading the REST (error interrupt) or RIST (event interrupt) register. The output status can be checked by reading the main status (MSTSW). If desired, the INT output signal can be masked. Note, however, that wired OR connection of INT pins of multiple units of PCL6045 is not possibble.

4.11 WRQ (Output Pin 13)

This pin outputs the wait request signal to the CPU in negative logic. The PCL6045 requires four cycles of reference clock to process a command. If the $\overline{\text{WRQ}}$ signal is not used, take care not to access the chip from the CPU during these four cycles.

4.12 IFB (Output Pin 14)

This pin outputs the signal in negative logic to indicate that the chip is pocessing a command. It is used to connect the chip to the CPU which is not equipped with any input terminal for wait control.

When a command is written from the CPU, this pin becomes low level, and when the chip completes processing the command this pin becomes high level. Confirm that this pin is high level and then send the next command from the CPU.

4.12 D0 to D7 (Input/Output Pins 15, 16, 18 to 23)

These pins form the bidirectional data bus. When connecting a 16-bit data bus to the PCL6045, connect low-place 8 bits to these pins.

4.13 D8 to D15 (Input/Output Pins 24, 26 to 32)

These pins form the bidirectional data bus. When connecting a 16-bit data bus to the PCL6045, connect the high-place 8 bits to these pins.

When the PCL6045 is interfaced with Z80 by setting both IF1 and IF0 to high level, pull up these pins to VDD5 with $5k\Omega$ to $10k\Omega$ resistance. (Pull-up may be made with one resistor for all 8 pins.)

4.14 CSTA (Input/Output Pin 168)*2

This pin is the input/output pin of simultaneous start signal of negative logic. To simultaneously start multiple units of PCL6045, connect this pin of all the units in cascade. The pin status can be checked by reading the extension status (RSTS).

4.15 **CSTP** (Input/Output Pin 169)*2

This pin is the input/output pin of simultaneous stop signal of negative logic. To simultaneously stop multiple units of PCL6045, connect this pin of all the units in cascade. The pin status can be checked by reading the extension status (RSTS).

4.16 CEMG (Input Pin 170)*1

This pin inputs the emergency stop signal in negative logic. When this pin is low level, all axes stop moving immediately and the chip cannot generate any pulse.

4.17 ELLx, ELLy, ELLz, ELLu (Input pins 171, 172, 173, 174)*1

These pins set the input logic of plus and minus EL signals. Setting these pins at low level makes the input logic positive. Setting them at high level makes the input logic negative.

4.18 +ELx, +ELy, +ELz, +ELU (Input Pins 34, 66, 97, 130)*^{1, 4}

These pins input end limit signals in plus direction. When the pin turns on during operation in plus direction, the chip stops generating pulses to that axis, immediately after deceleration. Select the input logic by setting the ELL pin. The pin status can be checked by reading the sub status (SSTSW).

4.19 -ELx, -ELy, -ELz, -ELU (Input pins 35, 67, 98, 131)*1.4

These pins input end limit signals in minus direction. When the pin turns on during operation in minus direction, the chip stops generating pulses to that axis, immediately after deceleration. Select the input logic by setting the ELL pin. The pin status can be checked by reading the sub satus (SSTSW).

4.20 SDx, SDy, SDz, SDu (Input Pins 36, 68, 99, 132)*1,4

These pins input stop-after-deceleration signals in negative logic. The input mode, level or latch can be selected. Also, the input logic can be changed by setting the bits and the pin status can be checked by reading the sub status (SSTSW).

4.21 ORGx, ORGy, ORGz, ORGu (Input Pins 37, 69, 101, 133)*1.4

These pins input origin signals in negative logic. The origin return signal is detected at the edge. The input logic can be changed by setting the bit and the pin status can be checked by reading the sub status (SSTSW).

4.22 ALMx, ALMy, ALMz, ALMu (Input Pins 38, 70, 102, 134)*1.4

These pins input alarm signals in negative logic. When the pin turns on, the chip stops generating pulses to that axis immediately after deceleration. The input logic can be changed by setting the bit and the pin status can be checked by reading the sub status (SSTSW).

4.23 OUTx, OUTy, OUTz, OUTu (Output Pins 57, 78, 122, 145)*4

These pins output motor-control command pulses in negative logic. If the chip is placed in the common pulse mode, these pins output pulses in the direction designated by the DIR signal. If the chip is placed in the 2-pulse mode, these pins output pulses in plus direction. The output logic can be changed by setting the bit.

4.24 DIRx, DIRy, DIRz, DIRu (Output Pins 58, 79, 123, 146)*4

These pins output motor-control command pulses or direction signals in negative logic. If the chip is placed in the common pulse, these pins output direction signals. If the chip is placed in the 2-pulse mode, these pins output pulses in negative direction.

4.25 EAx, EBx, EAy, EBy, EAz, EBz, EAu, EBu

(Input Pins 40, 41, 71, 72, 103, 104, 135, 136)*1

These pins input encoder signals for mechanical position control. They can input 90 degree phase difference signals (1, 2 or 4 times multiplied) or plus pulses with EA pins and minus pulses with EB pins. In the case of 90 degree phase difference signals, the counter counts up when the phase of EA signal leads the EB signal. The counting direction can be changed by setting the bit.

4.26 EZx, EZy, EZz, EZu (Input Pins 42, 73, 106, 137)*^{1, 4}

These pins are used in the original return mode. They input marker signals which are output from the encoder at each revolution. Use of EZ signals improves the precision of origin return. The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.27 PAx, PBx, PAy, PBy, PAz, PBz, PAu, PBu

(Input Pins 43, 44, 74, 75, 107, 108, 138, 139)*1

These pins input external pulses from a manual pulser or the like. They can input 90 degree phase difference signals (1, 2 or 4 times multiplied) or plus pulses with PA pins and minus pulses with PB pins. In the case of 90 degree phase difference signals, the counter counts up when the phase of PA signal leads the PB signal. The counting direction can be changed by setting the bit.

4.28 PEx, PEy, PEz, PEu (Input Pins 45, 76, 109, 140)*1

When these pins are low level, the input of PA/PB and +DR/–DR pins are valid. By inputting the axis changeover switch signal, a manual pulser switch can be used commonly for all four axes.

4.29 +DRx, -DRx, +DRy, -DRy, +DRz, -DRz, +DRu, -DRu

(Input Pins 46, 47, 82, 83, 110, 111, 141, 142)*^{1, 5}

These pins enable hard start by connecting an external switch. Operation in a fixed quantity, continuous operation at a constant speed and continuous operation at a varied speed are available from the external switch. The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.30 PCSx, PCSy, PCSz, PCSu (Input Pins 48, 84, 112, 143)*1.4

These pins input signals to start in-positioning (override of target position 2). The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.31 INPx, INPy, INPz, INPu (Input Pins 49, 85, 113, 150)*1.4

These pins input the in-positioned signal of the servo driver. The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension (RSTS) register.

4.32 CLRx, CLRy, CLRz, CLRu (Input Pins 50, 86, 114, 151)*1.4

These pins input the signal to reset a counter or counters selected from among 1 to 4. The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.33 LTCx, LTCy, LTCz, LTCu (Input Pins 51, 87,115, 152)*1.4

These pins input the signal to latch the value of a counter or counters selected from among 1 to 4. The default negative input logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.34 ERCx, ERCy, ERCz, ERCu (Output Pins 59, 80, 124, 147)*4

These pins output a pulse signal to reset the deviation counter of the servo driver. The default negative output logic can be changed by setting the bit and the pin status can be checked by reading the extension status (RSTS) register.

4.35 BSYx, BSYy, BSYz, BSYu (Output Pins 60, 81, 125, 148)

These pins output low level signals when the chip is generating pulses.

4.36 P0x/FUPx. P0y/FUPy, P0z/FUPz, P0u/FUPu

(Input/Output Pins 52, 89, 116, 153)*^{2, 5}

These pins may be used for either general-purpose I/O pins or FUP output pins. If they are set as FUP pins, they output low level signals during acceleration. As general-purpose I/O pins, they can be set as one-shot pulse output terminals besides normal input and output pins. The pin mode can be selected by setting the bits and the output logic of FUP and one-shot pulse can be changed by setting the bits.

4.37 P1x/FDWx, P1y/FDWy, P1z/FDWz, P1u/FDWu

(Input/Output Pins 53, 90, 117, 154)*^{2, 5}

These pins may be used for either general-purpose I/O pins or FDW output pins. If they are set as FDW pins, they output low level signals during deceleration. As general-purpose I/O pins, they can be set as one-shot pulse output terminals besides normal input/output pins. The output logic of FDW and one-shot pulse can be changed by setting the bit.

4.38 P2x/MVCx, P2y/MVCy, P2z/MVCz, P2u/MVCu

(Input/Output Pins 54, 91, 118, 155)*2, 5

These pins may be used for either general-purpose I/O pins or MVC output pins. If they are set as MVC pins, they output low level signals during constant-speed operation. The pin mode can be selected by setting the bit and the MVC output logic can be changed by setting the bit.

4.39 P3x/CP1x (+SLx), P3y/CP1y (+SLy), P3z/CP1z (+SLz), P3u/CP1u (+SLu)

(Input/Output Pins 55, 92, 119, 156)*2, 5

These pins may be used for either general-purpose I/O pins or CP1 (+SL) pins. If they are set as CP1 (+SL), they output the signal when the condition of comparator 1 is being satisfied (in the + soft limit range). The output logic of CP1 (+SL) can be selected by setting the bit and the input or output can be selected by setting the bit.

4.40 P4x/CP2x (-SLx), P4y/CP2y (-SLy), P4z/CP2z (-SLz), P4u/CP2u (-SLu),

(Input/Output Pins 62, 93, 120, 157)*^{2, 5}

These pins may be used for either general-purpose I/O pins or CP2 (–SL) pins. If they are set as CP2 (–SL), they output the signal when the condition of comparator 2 is being satisfied (in the – soft limit range). The output logic of CP2 (–SL) can be selected by setting the bit and the input or output can be selected by setting the bit.

4.41 P5x/CP3x, P5y/CP3y, P5z/CP3z, P5u/CP3u

(Input/Output Pins 63, 94, 126, 158)*^{2, 5}

These pins may be used for either general-purpose I/O pins or CP3 pins. If they are set as CP3, they output the signal when the condition of comparator 3 is being satisfied. The output logic of CP3 can be selected by setting the bit and the input or output can be selected by setting the bit.

4.42 P6x/CP4x, P6y/CP4y, P6z/CP4z, P6u/CP4u

(Input/Output Pins 64, 95, 128, 159)*2, 5

These pins may be used for either general-purpose I/O pins or CP4 pins. If they are set as CP4, they output the signal when the condition of comparator 4 is being satisfied. The output logic of CP4 can be selected by setting the bit and the input or output can be selected by setting the bit.

4.43 P7x/CP5x, P7y/CP5y, P7z/CP5z, P7u/CP5u

(Input/Output Pins 65, 96, 129, 160)*2, 5

These pins may be used for either general-purpose I/O pins or CP5 pins. If they are set as CP5, they output the signal when the condition of comparator 5 is being satisfied. The output logic of CP5 can be selected by setting the bit and the input or output can be selected by setting the bit.

NOTES:

- *1. These input pins are equipped with the pull-up resistor ($50k\Omega$ to $100k\Omega$) which prevents them from floating. If they are driven with an open collector, an external pull-up resistor ($5k\Omega$ to $10k\Omega$) is required. Also as a countermeasure against noise, it is recommended to externally pull up unused pins to VDD5 wih $5k\Omega$ to $10k\Omega$ or connect to VDD5.
- *2 These input/output pins are equipped with the pull-up resistor (50kΩ to 100kΩ) which prevents them from floating. If they are connected in WIRED OR, an external pull-up resistor (5kΩ to 10kΩ) is required. Also as a countermeasure against noise, it is recommended to externally pull up unused pins to VDD5 wih 5kΩ to 10kΩ).
- *3. Place unused output pins in open condition.
- *4. These pins are set to the negative logic under the default condition. But they can be set to either the negative or positive logic by setting the bits. Also, the output logic of DIR pins is for the 2-pulse mode.
- *5. If pins P0 to P7 are set as output pins, the 8 bits can be simultaneously controlled by writing to the output port (OTPB) or each bit can be individually controlled by writing the output bit control command.

If pins P0 and P1 are set as one-shot pulse output pins, one-shot pulse signal of approximately 26ms can be output by writing the output bit control command.

5. Block Diagram



6.1 Setting to Connected CPU

By setting pins IF0 and IF1, the PCL6045 can connect to one of the following four CPUs.

1174	IF0	CPU	Pins and Connected CPU Signa			
			RD	WR	A0	WRQ
L	L	68000	+5V	R/W	LDS	DTACK
L	Н	H8	RD	HWR	(GND)	WAIT
Н	L	8086	RD	WR	(GND)	READY
Н	Н	Z80	RD	WR	A0	WAIT

6.2 Precautions in Designing Hardware

- Input to the CLK pin should be CMOS level.
- The chip should be reset by inputting 8 or more cycles of the CLK signal with the RST pin placed in low level.
- Unused pins among P0 to P7 should be externally pulled up to VDD5 with $5k\Omega$ to $10k\Omega$.
- In the case of connecting the CPU with the 8-bit bus, pins D8 to D15 should be externally pulled up to VDD5 with 5kΩ to 10kΩ. These 8 pins may be pulled up with one resistor.
- The input logic of +EL and -EL signals can be changed by the ELL pin.

6.3 CPU Interface Circuit Block Diagram

6.3.1 Z80 Interface



6.3.2 8086 Interface



6.3.3 H8 Interface



6.3.4 68000 Interface



6.4 Address Map

6.4.1 Axis Arrangement Map

With the PCL6045, the address of each axis is independently provided and is selected by inputting the address to pins A4 and A3.

A4	A3	Selected Axis
0	0	X axis
0	1	Y axis
1	0	Z axis
1	1	U axis

6.4.2 Address Map in Each Axis

An address in each axis is defined by writing binary digits to pins A2 and A1 (and A0) as follows:

In the case of Z80 interface

(1) Write Cycle

A1	A0	Mneumonic	Description
0	0	COMB0	Writing a control command
0	1	COMB1	Designating an axis to execute the control command
1	0	ОТРВ	Changing the general-purpose output port status*
1	1		Invalid
0	0	BUFB0	Writing to input/output buffer (bits 7 to 0)
0	1	BUFB1	Writing to input/output buffer (bits 15 to 8)
1	0	BUFB2	Writing to input/output buffer (bits 23 to 16)
1	1	BUFB3	Writing to input/output buffer (bits 31 to 24)
	A1 0 1 1 0 0 1 1	A1 A0 0 0 1 0 1 1 0 0 1 1 0 0 1 0 1 0 1 1	A1 A0 Mneumonic 0 0 COMB0 0 1 COMB1 1 0 OTPB 1 1 BUFB0 1 0 BUFB2 1 1 BUFB3

*Valid only for bits designated as output

(2) Read Cycle

A2	A1	A0	Mneumonic	Description
0	0	0	MSTSB0	Reading the main status (bits 7 to 0)
0	0	1	MSTSB1	Reading the main status (bits 15 to 8)
0	1	0	IOPB	Reading general-purpose I/O ports
0	1	1	SSTSB	Reading the sub status
1	0	0	BUFB0	Reading from input/output buffer (bits 7 to 0)
1	0	1	BUFB1	Reading from input/output buffer (bits 15 to 8)
1	1	0	BUFB2	Reading from input/output buffer (bits 23 to 16)
1	1	1	BUFB3	Reading from input/output buffer (bits 31 to 24)

In the case of 8086 interface

(1) Write Cycle

A2	A1	Mneumonic	Description
0	0	COMW	Writing the command to a designated axis
0	1	OTPW	Changing the general-purpose output port status*
1	0	BUFW0	Writing to the input/output buffer (bits 15 to 0)
1	1	BUFW1	Writing to the input/output buffer (bits 31 to 16)

*Valid only for bits designated as output

(2) Read Cycle

A2	A1	Mneumonic	Description
0	0	MSTSW	Reading the main status (bits 15 to 0)
0	1	SSTSW	Reading the sub status and general-purpose I/O ports
1	0	BUFW0	Reading from the input/output buffer (bits 15 to 0)
1	1	BUFW1	Reading from the input/output buffer (bits 31 to 16)

In the case of 68000 interface

(1) Write Cycle

A2	A1	Mneumonic	Description
1	1	COMW	Writing the command to a designated axis
1	0	OTPW	Changing the general-purpose output port status*
0	1	BUFW0	Writing to the input/output buffer (bits 15 to 0)
0	0	BUFW1	Writing to the input/output buffer (bits 31 to 16)

*Valid only for bits designated as output

(2) Read Cycle

A2	A1	Mneumonic	Description
1	1	MSTSW	Reading the main status (bits 15 to 0)
1	0	SSTSW	Reading the sub status and general-purpose I/O ports
0	1	BUFW0	Reading from the input/output buffer (bits 15 to 0)
1	0	BUFW1	Reading from the input/output buffer (bits 31 to 16)

6.5 Contents of Map

6.5.1 Writing Command Code by Selecting Axis (COMB0, COMB1)

The COMW (COMB0 and COMB1) is to write a command to let the chip write/read to/from registers or start/stop pulse generation, etc.

COMB0: Set the command code. (Refer to "7. Operation and Control Commands.)

SELu to x: Select the axes for which the command is executed. If all these bits are set at 0, the axis selected by setting A3 and A4 is selected. To write the same command to two or more axes, set the bits at 1. When writing to registers, the contents of input/output buffer will be written in the selected axis. When reading from registers, the contents of registers will be read from the selected axis.

							CO	٨W							
I	COMB1										CON	ИВ0			
15	14	13	12	11	10	9	8	 7	6	5	4	3	2	1	0
0	0	0	0	SELu	SELz	SELy	SELx								

6.5.2 Writing to Output Ports (OTPW, OTPB)

The OPTW (OPTB) is to set the condition of output pins of general-purpose I/O pins P0 to P7. Pins designated as input receive no effect. High-place eight bits have no concern at the present. But set them at 0 for possible function change in the future.

OTP7 to 0: Set the condition of output pins P7n to P0n (n = x, y, z or u). If set at 1, the pin outputs high level.



6.5.3 Writing/Reading to/from Input/Output Buffer

To write data in registers, first write data to the input/output buffer and then write the command to "Write to Register" in the COMB0. The contents in the input/output buffer will be copied to registers.

To read the contents of registers, firstly write the command to "Read from Register." The contents of registers will be copied to the input/output buffer. Read the data from the input/output buffer.

You may write or read to/from BUFW0 to 1 (BUFB0 to 3) in any desired order.



6.5.4 Reading Main Status (MSTSW, MSTSB)

							MST	rsw							
I	MSTSB1										MST	SB0			I
						_				_		-	-		
15	14	13	12	11	101	9	8	7	6	5	4	3	2	1	0
SPDF	SPRF	0	SCP5	SCP4	SCP3	SCP2	SCP1	SSC1	SSC0	SINT	SERR	SEND	0	SRUN	SSCN

Bit	Name	Description
0	SSCM	Becomes 1 when the start command is written.
1	SRUN	Becomes 1 when generating pulses.
2	Undefined	(Always 0)
3	SEND	Becomes 1 when the chip stops generating pulses.
4	SERR	Becomes 1 at error interrupt and 0 when REST is read.
5	SINT	Becomes 1 at event interrupt and 0 when RIST is read.
6	SSC1	Sequence signal during execution or stop.
7	SSC0	Sequence signal during execution or stop.
8	SCP1	Becomes 1 when the condition of comparator 1 is satisfied.
9	SCP2	Becomes 1 when the condition of comparator 2 is satisfied.
10	SCP3	Becomes 1 when the condition of comparator 3 is satisfied.
11	SCP4	Becomes 1 when the condition of comparator 4 is satisfied.
12	CSP5	Becomes 1 when the condition of comparator 5 is satisfied.
13	Undfined	(Always 0)
14	SPRF	Becomes 1 when the preregister for the next operation is full.
15	SPDF	Becomes 1 when the preregister for comparator 5 is full.

6.5.5 Reading Sub Status and I/O Ports (SSTSW, SSTSB, IOPB)

							SST	SW							
I	SSTSB										IOF	РВ			I
15	14	13	12	11	101	9	8	7	6	5	4	3	2	1	0
SSD	SORG	SMEL	SPEL	SALM	SFC	SFD	SFU	IOP7	IOP6	IOP5	IOP4	10P3	IOP2	IOP1	IOP0

Bit	Name	Description
0	IOP0	Reads the status of I/O pin 0 (0: Low level, 1: High level).
1	IOP1	Reads the status of I/O pin 1 (0: Low level, 1: High level).
2	IOP2	Reads the status of I/O pin 2 (0: Low level, 1: High level).
3	IOP3	Reads the status of I/O pin 3 (0: Low level, 1: High level).
4	IOP4	Reads the status of I/O pin 4 (0: Low level, 1: High level).
5	IOP5	Reads the status of I/O pin 5 (0: Low level, 1: High level).
6	IOP6	Reads the status of I/O pin 6 (0: Low level, 1: High level).
7	IOP7	Reads the status of I/O pin 7 (0: Low level, 1: High level).
8	SFU	Becomes 1 during acceleration.
9	SFD	Becomes 1 during deceleration.
10	SFC	Becomes 1 during constant-speed operation.
11	SALM	Becomes 1 when ALM pin is on.
12	SPEL	Becomes 1 when +EL pin is on.
13	SMEL	Becomes 1 when –EL pin is on.
14	SORG	Becomes 1 when ORG pin is on.
15	SSD	Becomes 1 when SD pin is on. (SD input latch signal)

7.1 Operation Commands

You can start the chip generating pulses, stop it or change the speed by writing the command to COMB0 (address 0 in the case of Z80 interface) after writing the axis designation parameter to COMB1 (address 1 in the case of Z80 interface). In the case of 8086, H8 or 68000 interface, write the 16-bit data which include the axis designation and command.

7.1.1 Operation Command Writing Procedure

(In the following description, axis designation is omitted for simplification.)

Write the command to COMB0 (address 0 in the case of Z80 interface). To successively write the next command, you need to wait for four cycles of the reference clock (approximately 0.2μ s with the reference clock 19.6608MHz). The WRQ pin outputs the wait request signal.



7.1.2 Start Commands

(1) Start Commands

Write the start command during pulse generation in cessation, and the chip will start generating pulses. Write the start command in pulse generation in progress, the command will be used for the next start.

COMB0	Mnemonic	Description
50нех	STAFL	Starts constant-speed operation at low speed.
51нех	STAFH	Starts constant-speed operation at high speed.
52нех	STAD	Starts varied-speed operation 1*1.
53нех	STAUD	Starts varied-speed operation 2*2.

*1. The chip generates pulses at high speed and stops after deceleration.

*2. The chip starts generating pulses at low speed, accelerates to high speed and stops after deceleration.

(2) Restart Commands

Write the restart command with the chip suspended on the way of inpositioning, and the chip will generate the number of remaining pulses based on the in-position counter.

COMB0	Mnemonic	Description
54нех	CNTFL	Restarts constant-speed operation at low speed.
55нех	CNTFH	Restarts constant-speed operation at high speed.
56нех	CNTD	Restarts varied-speed operation 1*1.
57нех	CNTUD	Restarts varied-speed operation 2*2.

*1. The chip restarts generating pulses at high speed and stops after deceleration.

*2. The chip restarts generating pulses at low speed, accelerates to high speed and stops after deceleration.

(3) Simultaneous Start Commands

Write the simultaneous start command, and the chip will output pulses to the chip(s) which is (are) placed in the standby status for $\overline{\text{CSTA}}$ signal by setting RMD register.

COMB0	Mnemonic	Description
06нех	CMSTA	Lets the CSTA pin output one-shot start pulse.
2AHEX	SPSTA	Starts the chip only as when receiving CSTA signal.

7.1.3 Speed Change Commands

Write the speed change command when the chip is generating pulses, and the chip will change the pulse output speed. If written during cessation, the command is ignored.

COMB0	Mnemonic	Description
40HEX	FCHGL	Immediately changes to the low speed written in FL register.
4 1 HEX	FCHGH	Immediately changes to the high speed written in FH register.
42HEX	FSCHL	Decelerates to the low speed written in FL register.
43HEX	FSCHH	Accelerates to the high speed written in FH register.

7.1.4 Stop Commands

(1) Stop Commands

Write the stop command when the chip is generating pulses, and the chip will stop generating pulses.

COMB0	Mnemonic	Description
49 _{HEX}	STOP	Immediately stops the chip from generating pulses.
4Анех	SDSTP	Stops the chip from generating pulses after decelerating to low speed if written during constant-speed operation at high speed or varied-speed operation. If written during constant-speed operation at low speed, the command immediately stops the chip from generating pulses.

(2) Simultaneous Stop Command

The simultaneous stop command stops the chip(s) of which the $\overline{\text{CSTP}}$ pin is made valid by setting RMD register.

COMB0	Mnemonic	Description
07нех	CMSTP	Lets the $\overline{\text{CSTP}}$ pin output one-shot stop pulse.

(3) Emergency Stop Command

The emergency stop command stops the chip from generating pulses.

COMB0	Mnemonic	Description
05нех	CMEMG	Emergency stop (equivalent to CEMG input)

7.1.5 NOP (Invalid) Command

COMB0	Mnemonic	Description
00 HEX	NOP	Does not give any effect to operation.

7.2 General-purpose Output Bit Control Commands

Using these commands, you can place general-purpose I/O pins P0 to P7 in high or low level, provided that they are designated as output pins. Writing procedure is the same as for operation commands. Besides these commands, you can set all 8 bits at a time by writing to the general-purpose output port (OTPB: address 2 in the case of Z80 interface).

COMB0	Mnemonic	Description	COMB0	Mnemonic	Description
10нех	PORST	Resets P0 to low level.	18нех	P0SET	Sets P0 at high level.
11 нех	P1RST	Resets P1 to low level.	19нех	P1SET	Sets P1 at high level.
12нех	P2RST	Resets P2 to low level.	1AHEX	P2SET	Sets P2 at high level.
13нех	P3RST	Resets P3 to low level.	1Внех	P3SET	Sets P3 at high level.
14нех	P4RST	Resets P4 to low level.	1CHEX	P4SET	Sets P4 at high level.
15нех	P5RST	Resets P5 to low level.	1DHEX	P5SET	Sets P5 at high level.
16нех	P6RST	Resets P6 to low level.	1EHEX	P6SET	Sets P6 at high level.
17 нех	P7RST	Resets P7 to low level.	1Fhex	P7SET	Sets P7 at high level.

By setting RENV2 (environmental setting 2) register, P0 and P1 can be set for one-short output (T = approx. 26ms) and the output logic can changed. To set P0 pin for one-shot output, set P0M (bits 1 and 0) to 11 and to set P1 pin for one-shot output, set P1M (bits 3 and 2) to 11. To change the output logic of P0 pin, use P0L (bit 16) and to change that of P1 pin, use P1L (bit 17).

To let P0 and P1 pins output one-shot pulse, you need to write the bit control command which differs depending on the output logic as follows:

Pin	Logic Setting	Bit Control Command
P0	Negative logic (P0L=0)	PORST (10HEX)
	Positive logic (P0L=1)	P0SET (18HEX)
P1	Negative logic (P1L=0)	P1RST (11HEX)
	Positive logic (P1L=1)	P1SET (19нех)

Note that writing to the output port (OTPB: address 2 in the case of Z80 interface) does not affect P0 and P1 pins.

7.3 Control Commands

Control commands are provided for various purposes such as resetting counters. Writing procedure is the same as for operation commands.

7.3.1 Software Reset Command

This command resets the chip.

COMB0	Mnemonic	Description
04нех	SRST	Software reset (same function as setting RST pin at low level)

7.3.2 Counter Reset Commands

These commands reset counters to 0.

COMB0	Mnemonic	Description	
20нех	CUN1R	Resets counter 1 (command position counter).	
21нех	CUN2R	Resets counter 2 (mechanical position counter).	
22нех	CUN3R	Resets counter 3 (deviation counter).	
23нех	CUN4R	Resets counter 4 (multi-purpose counter).	

7.3.3 ERC Output Control Commands

ERC signal can be controlled using these commands.

COMB0	Mnemonic	Description
24нех	ERCOUT	Outputs ERC signal.
25нех	ERCRST	Resets ERC output when it is set for level output.

7.3.4 Preregister Control Commands

Parameters written in preregisters can be cancelled or shifted to registers using these commands.

COMB0	Mnemonic	Description	
26нех	PRICAN	Cancels parameters written in preregisters for operation.	
27нех	PCPCAN	Cancels parameters written in RCMP5 preregister.	
2Bhex	PRISHF	Shifts parameters from preregisters to registers for operation.	
2CHEX	PCPSHF	Shifts parameters from RCMP5 preregister to RCMP5 register.	

7.3.5 PCS Input Command

This command causes the same effect as PCS input = ON.

COMB0	Mnemonic	Description
28нех	STAON	Starts in-positioning.
7.3.6 LTC Input (Counter Latch) Command

This command causes the same effect as LTC input = ON.

COMB0	Mnemonic	Description
29нех	LTCH	Latches the value of counter.

7.4 Register Control Commands

By writing register control commands to COMB0 (address 0 in the case of Z80 interface), data are copied between registers and the input/output buffer. If the input/output buffer is used for the interrupt processing program, you need to read the contents of input/output buffer in advance and to return them to the input/output buffer after using it for the interrupt processing program.

7.4.1 Writing Data to Registers

In the following description, axis designation is omitted for simplification. Firstly write data to the input/output buffer (addresses 4 to 7 in the case of Z80 interface) in any desired order. Then write the "register write command" to COMB0 (address 0 in the case of Z80 interface). If you wish to send the next command, you need to put a waiting time of four cycles of reference clock (approx. 0.2µs with reference clock 19.6608MHz). WRQ pin outputs the wait request signal.



7.4.2 Reading Data from Register

In the following description, axis designation is omitted for simplification. Write the "register read command" to COMB0 (address 0 in the case of Z80 interface). Wait until data are copied to the input/output buffer. A waiting time of four cycles of reference clock (approx. 0.2µs with reference clock 19.6608MHz) is required. Then, read data from the input/output buffer (addresses 4 to 7 in the case of Z80 interface) in any desired order. If you wish to write the next command, you need to put a waiting time of four cycles of reference clock. WRQ pin outputs the wait request signal.



7.4.3 List of Register Control Commands

No	Pagistar	Contont	Read C	ommand	Write C	ommand	2nd	Read C	Command	Write C	ommand
NO.	neyislei	Gomeni	COMBO	Mnemonic	COMBO	Mnemonic	Preregister	COMB0	Mnemonic	COMBO	Mnemonic
1	RMV	Moving amount/target position	D0hex	RRMV	90hex	WRMV	PRMV	СОнех	RPRMV	80hex	WPRMV
2	RFL	Initial speed	D1 _{HEX}	RRFL	91hex	WRFL	PRFL	С1нех	RPRFL	81hex	WPRFL
3	RFH	Operation speed	D2hex	RRFH	92hex	WRFH	PRFH	С2нех	RPRFH	82HEX	WPRFH
4	RUR	Acceleration rate	D3нех	RRUR	93hex	WRUR	PRUR	СЗнех	RPRUR	83нех	WPRUR
5	RDR	Deceleration rate	D4HEX	RRDR	94нех	WRDR	PRDR	С4нех	RPRDR	84HEX	WPRDR
6	RMG	Speed multiplication	D5hex	RRMG	95нех	WRMG	PRMG	С5нех	RPRMG	85hex	WPRMG
7	RDP	Ramping-down point	D6HEX	RRDP	96hex	WRDP	PRDP	С6нех	RPRDP	86HEX	WPRDP
8	RMD	Operation mode	D7hex	RRMD	97нех	WRMD	PRMD	С7нех	RPRMD	87hex	WPRMD
9	RIP	Center of circular interpolation	D8HEX	RRDP	98hex	WRDP	PRIP	С8нех	RPRDP	88HEX	WPRDP
10	RUS	S-curve section of acceleration	D9hex	RRUS	99hex	WRUS	PRUS	С9нех	RPRUS	89hex	WPRUS
11	RDS	S-curve section of deceleration	DAHEX	RRDS	9Анех	WRDS	PRDS	САнех	RPRDS	8Анех	WPRDS
12	RFA	Moving amount correction speed	DBHEX	RRFA	9Внех	WRFA					
13	RENV1	Environmental setting 1	DCHEX	RRENV1	9Снех	WRENV1					
14	RENV2	Environmental setting 2	DDHEX	RRENV2	9Dhex	WRENV2					
15	RENV3	Environmental setting 3	DEHEX	RRENV3	9Енех	WRENV3					
16	RENV4	Environmental setting 4	DFHEX	RRENV4	9Fhex	WRENV4					
17	RENV5	Environmental setting 5	E0 _{HEX}	RRENV5	A0 _{HEX}	WRENV5					
18	RENV6	Environmental setting 6	E1 _{HEX}	RRENV6	A1 _{HEX}	WRENV6					
19	RENV7	Environmental setting 7	E2HEX	RRENV7	A2HEX	WRENV7					
20	RCUN1	Counter 1 (command position)	ЕЗнех	RRCUN1	АЗнех	WRCUN1					
21	RCUN2	Counter 2 (mechanical position)	E4 _{HEX}	RRCUN2	А4нех	WRCUN2					
22	RCUN3	Counter 3 (deviation)	Е5нех	RRCUN3	А5нех	WRCUN3					
23	RCUN4	Counter 4 (multi-purpose)	Е6нех	RRCUN4	А6нех	WRCUN4					
24	RCMP1	Comparator 1 data	Е7нех	RRCMP1	А7нех	WRCMP1					
25	RCMP2	Comparator 2 data	E8HEX	RRCMP2	А8нех	WRCMP2					
26	RCMP3	Comparator 3 data	Е9нех	RRCMP3	А9нех	WRCMP3					
27	RCMP4	Comparator 4 data	ЕАнех	RRCMP4	ААнех	WRCMP4					
28	RCMP5	Comparator 5 data	ЕВнех	RRCMP5	АВнех	WRCMP5	PRCP5	СВнех	RPRCP5	8Внех	WPRCP5
29	RIRQ	Event INT setting	ECHEX	RRIRQ	АСнех	WRIRQ					
30	RLTC1	Counter 1 latch data	EDHEX	RRLTC1							
31	RLTC2	Counter 2 latch data	ЕЕнех	RRLTC2							
32	RLTC3	Counter 3 latch data	EFHEX	RRLTC3							
33	RLTC4	Counter 4 latch data	F0 _{HEX}	RRLTC4							
34	RSTS	Extension status	F1 _{HEX}	RRSTS							
35	REST	Error INT status	F2 _{HEX}	RREST							
36	RIST	Event INT status	F3нех	RRIST							
37	RPLS	In-poisitioning counter	F4 _{HEX}	RRPLS							
38	RSPD	EZ counter/speed monitor	F5hex	RRSPD							
39	RSDC	Ramping-down point	F6 _{HEX}	RRSDC							
40	RIPS	Interpolation status	FFHEX	RRIPS							

7.5 General-purpose Output Control Command

Control the output of pins P0 to P7 by writing the output control command to the output port (address 2 in the case of Z80 interface). The bits corresponding to the pins which are designated as input are ignored if the command is written. Though the high-place 8 bits are invalid, set them at 0 for function change in the future. Also, note that the setting here is kept for the pins which are designated as input.

To set each pin individually, use the bit control command.

7.5.1 Command Writing Procedure

Write the command to the output port (address 2 in the case of Z80 interface). If you wish to send the next command successively, put a waiting time of four cycles of reference clock (approx. 0.2μ s with reference clock 19.6608MHz). WRQ pin outputs the wait request signal.



7.5.2 Command Bits and Output Pins



8.1 List of Registers

The following registers are provided for each individual axis.

No.	Name	Bit Length	R/W	Description	2nd Preregister
1	RMV	28	R/W	Moving amount/target position	PRMV
2	RFL	16	R/W	Initial speed	PRFL
3	RFH	16	R/W	Operation speed	PRFH
4	RUR	16	R/W	Acceleration rate	PRUR
5	RDR	16	R/W	Deceleration rate	PRDR
6	RMG	12	R/W	Speed multiplication	PRMG
7	RDP	24	R/W	Ramping-down point	PRDP
8	RMD	27	R/W	Operation mode	PRMD
9	RIP	28	R/W	Center position of circular interpolation/moving amount of main axis with linear interpolation between multiple axis	PRIP
10	RUS	15	R/W	S-curve section of acceleration	PRUS
11	RDS	15	R/W	S-curve section of deceleration	PRDS
12	RFA	16	R/W	Moving amount correction speed	
13	RENV1	32	R/W	Environmental setting register 1 (I/O pin spec)	
14	RENV2	27	R/W	Environmental setting register 2 (universal port spec)	
15	RENV3	32	R/W	Environmental setting register 3 (origin return/counter spec)	
16	RENV4	32	R/W	Environmental setting register 4 (comparators 1-4 spec)	
17	RENV5	22	R/W	Environmental setting register 5 (comparator 4 spec)	
18	RENV6	32	R/W	Environmental setting register 6 (moving amount correction)	
19	RENV7	32	R/W	Environmental setting register 7 (vibration suppress control)	
20	RCUN1	28	R/W	Counter 1 (command position counter)	
21	RCUN2	28	R/W	Counter 2 (mechanical position counter)	
22	RCUN3	16	R/W	Counter 3 (deviation counter)	
23	RCUN4	28	R/W	Counter 4 (multi-purpose counter)	
24	RCMP1	28	R/W	Comparator 1 data	
25	RCMP2	28	R/W	Comparator 2 data	
26	RCMP3	28	R/W	Comparator 3 data	
27	RCMP4	28	R/W	Comparator 4 data	
28	RCMP5	28	R/W	Comparator 5 data	PRCP5
29	RIRQ	19	R/W	Setting event interrupt factor	
30	RLTC1	28	R	Counter 1 (command position) latched data	
31	RLTC2	28	R	Counter 2 (mechanical position) latched data	
32	RLTC3	16	R	Counter 3 (deviation) latched data	
33	RLTC4	28	R	Counter 4 (multi-purpose) latched data	
34	RSTS	17	R	Extension status	
35	REST	18	R	Error INT status	
36	RIST	20	R	Event INT status	
37	RPLS	28	R	In-position counter (number of remaining pulses)	
38	RSPD	23	R	EZ counter/present speed monitor	
39	RSDC	24	R	Automatically calculated ramping-down point value	
40	RIPS	24	R	Interpolation status	

8.2 Preregisters

Preregisters are provided for registers RMV, RFL, RFH, RUR, RDR, RMG, RDP, RMD, RIP, RUS, RDS and RCMP5 and for the start command. Preregisters enable condition setting for the next operation. The preregisters of PCL6045 are configured in two stages as shown below and operate in FIFO mode.



Usually, operation data are written in 2nd preregisters. To change data such as speed for the present operation, the new data are written to registers. Data are transferred (copied) from 2nd preregisters to 1st preregisters and from 1st preregisters to registers when the start command is written or when operation is complete.

8.2.1 Operation Flow

- (1) Write data to 2nd preregisters with 2nd and 1st preregisters under blank condition. Data will be written in 2nd preregisters, 1st preregisters and registers.
- (2) Write the start command. The chip will operate according to parameters written in registers and 1st preregisters will be empty.
- (3) Write next operation parameters to 2nd preregisters. (If the data is the same as previous step, then this step may be omitted.) The next operation data will be written in 2nd and 1st preregisters since 1st preregisters are empty.
- (4) Write the start command for the next operation. The 1st preregisters will be placed in data holding condition.
- (5) Write data for the operation after the next one to the 2nd preregisters. Data will be written in the 2nd preregisters only since 1st preregisters are in data holding condition.
- (6) Write the start command for the operation after the next one. The 2nd preregisters will also be placed in data holding condition.
- (7) When the first operation is complete, data is transferred from 2nd to 1st preregisters and from 1st preregisters to registers and the second operation will start according to the data.
- (8) Since data of 2nd preregisters are transferred to 1st preregisters, 2nd preregisters are empty, thereby allowing you to write data anew to 2nd preregisters.

You can check whether all preregisters including 2nd ones are in data full condition or not by reading the main status (MSTSW). Also, you can set $\overline{\text{RIRQ}}$ (event interrupt factor) register so that $\overline{\text{INT}}$ signal is output when com-

pletion of operation makes 2nd preregisters empty.

NOTE: To automatically start the next operation using preregisters, set the operation completion timing to "completion of cycle" (METM of RMD = 0). If you set it to "completion of pulse (METM of rmd = 0), the distance between the last pulse and the next operation's start pulse is as narrow as 14 x TCLK (reference clock cycle). For details, refer to "11-3-2 Output Pulsewidth Control and Operation-Comple Timing."

8.3 Explanation of Registers

Under the default condition, all registers and preregisters are set at 0. Take care that in some case 0 is beyond the setting range for certain registers.

8.3.1 RMV (PRMV) Register

This register sets the relative target position in in-positioning operation. PRMV is the 2nd preregister for RMV register.

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 &
 &
 &

 </t

Setting range is -134,217,728 to +134,217,727.

A new moving amount can be overidden by changing data of RMV register during operation.

8.3.2 RFL (PRFL) Register

This register sets the speed at the time of the start (and stop) of variedspeed operation with acceleration and deceleration at the start and stop. PRFL is the 2nd preregister for RFL register.

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 12
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *</

Setting range is 1 to 65,535. However, the practical speed (pps) depends on the speed multiplication written in RMG register.

8.3.3 RFH (PRFH) Register

This register sets the operation speed. PRFH is the 2nd preregister for RFH register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Setting range is 1 to 65,535. However, the practical speed (pps) depends on the speed multiplication written in RMG register.

- **NOTES:** 1. Bits in which * is put are ignored in writing and become 0 when reading.
 - 2. Bits in which & is put are ignored in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.4 RUR (PRUR) Register

This register sets the acceleration rate. PRUR is the 2nd preregister for RUR register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Setting range is 1 to 65,535.

8.3.5 RDR (PRDR) Register

This register sets the deceleration rate. PRDR is the 2nd preregister for RDR register.

```
      31
      30
      29
      28
      27
      26
      25
      24
      23
      22
      21
      20
      19
      18
      17
      16
      15
      14
      13
      12
      11
      10
      9
      8
      7
      6
      5
      4
      3
      2
      1
      0

      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *<
```

Setting range is 1 to 65,535. If this register is set at 0, the deceleration rate is as set by RUR register (acceleration rate register).

8.3.6 RMG (PRMG) Register

This register sets the speed multiplication. PRMG is the 2nd preregister for RMG register.

```
      31
      30
      29
      28
      27
      26
      25
      24
      23
      22
      21
      20
      19
      18
      17
      16
      15
      14
      13
      12
      11
      10
      9
      8
      7
      6
      5
      4
      3
      2
      1
      0

      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *
      *<
```

Setting range is 2 to 4,095. The multiplication written here is used to multiply the values written in RFL, RFH and RFA registers for practical operation.

Setting samples with reference clock = 19.6608MHz

Setting Value	Multiplication	Operating Speed Setting Range
2999	0.1x	0.1 to 6,553.5
1499	0.2x	0.2 to 13,107.0
599	0.5x	0.5 to 32,767.5
299	1x	1 to 65,535
149	2x	2 to 131,070
59	5x	5 to 327,675
29	10x	10 to 655,350
14	20x	20 to 1,310,700
5	50x	50 to 3,276,750
2	100x	100 to 6,553,500

NOTES: 1. Bits in which * is put are ignored in writing and become 0 when reading.2. Bits in which & is put are ignored in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.7 RDP (PRDP) Register

This register sets the ramping-down point (starting point of deceleration) in in-positioning. PRDP is the 2nd preregister for RDP register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
#	#	#	#	#	#	#	#																								

Bits in which # is put are ignored when writing and, when reading, they change depending on setting of MSDP (bit 13) of RMD register.

MSDP	Setting Content	# bits
0	Offset for automatic setting value. Early deceleration when the value is positive and late deceleration when the value is negative.	Same as bit 23
1	Deceleration starts when the remaining amount becomes lower than setting value.	0

NOTES: 1. Bits in which * is put are ignored in writing and become 0 when reading.2. Bits in which & is put are ignored in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.8 RMD (PRMD) Register

This register sets the operation mode. PRMD is the 2nd preregister for RMD register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIPF	MPCS	MSDP	METM	MCCE	MSMD	MINP	MSDE	0	MOD						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	MADJ	MSP0	MSPE	MAX3	MAX2	MAX1	MAX0	MSY1	MSY0	MSN1	MSN0

Description

Name

Bit

Basic	Operatior	n Mode Setting
Basic 6-0	Operation MOD	Mode Setting 000 0000 (00HEX): Continuous operation in plus direction under command control 000 0001 (01HEX): Continuous operation through pulser (PA/PB) input 000 0001 (02HEX): Continuous operation through pulser (PA/PB) input 001 0000 (10HEX): Origin return in plus direction 001 1000 (10HEX): Origin return in plus direction 001 0010 (12HEX): Origin escape in plus direction 001 1010 (12HEX): Origin escape in plus direction 001 1010 (12HEX): Origin search in plus direction 001 1010 (12HEX): Origin search in plus direction 001 1010 (12HEX): Origin search in minus direction 001 1010 (12HEX): Origin search in plus direction 001 1010 (12HEX): Origin search in minus direction 011 1010 (2HEX): Origin search in minus direction 011 0000 (20HEX): Moving to +EL or +SL position 010 0000 (20HEX): Moving to -EL or -SL 010 1010 (22HEX): Escape from +EL or +SL 010 0100 (24HEX): Command position (counter 1) 0 return 100 0100 (24HEX): Moving in plus direction by EZ count 1100 (20HEX): One pulse in plus direction 100 0100 (24HEX): Command position (counter 1) 0 return 100 0100 (44HEX): Command position (counter 2) 0 return 100 011 (45HEX): In-positioning through pulser (PA/PB) input 101 0001 (51HEX): In-positioning through pulser (
		110 0100 (64HEX). Circular interpolation in CW direction
		110 0101 (65HEX): Circulator interpolation in CCW direction
7	Undefined	(Always set this bit at 0.)

Bit	Name	. Description
Optio	nal Setting	l
8	MSDE	1: Deceleration (deceleration-stop) with SD input ON
9	MINP	1: Completion of operation with INP input ON
10	MSMD	0: Linear accel/decel, 1: S-curve accel/decel
11	MCCE	1: Suspends counter 1 (command position). Use this when you wish to move the mechanism without changing control position.
12	METM	Operation completion timing (0: Completion of cycle, 1: Completion of pulse). Select completion of pulse when using the vibration suppression function.
13	MSDP	Ramping-down point setting method (0: Automatic, 1: Manual) Effec- tive for in-positioning and linear interpolation
14	MPCS	1: Controls the number of pulses from PCS input = ON for in-posi- tioning (target position override 2)
15	MIPF	1: Makes composite speed constant in interpolation.
17-16	MSN1-2	Set 2-bit sequence to control operation block. The sequence number (SSC1 to 0) can be checked by reading the main status (MSTSW). Setting the sequence number does not give any effect to operation.
19-18	MSY1-0	Starts in synchronization at the following timing after writing the start command. 00: Immediately <u>starts</u> . 01: Starts upon CSTA input (or command 08 or 2AHEX). 10: Starts with internal synchronization signal. 11: Starts upon stop of a designated axis.
23-20	MAX3-0	Selects the axis to check the stop when MSY1-0 = 11. e.g. 0001: Starts upon stop of X axis 0010: Starts upon stop of Y axis 0100: Starts upon stop of Z axis 1000: Starts upon stop of U axis 0101: Starts when both X and Z axes stop. 1111: Starts when all axes stop.
24	MSPE	1: Deceleration-stop or immediate stop by $\overline{\text{CSTP}}$ input. Use this to stop in the occasion of abnormal stop of other axis.
25	MSPO	1: Outputs CSTP (simultaneous stop) at abnormal stop of any axis.
26	MADJ	FH correction function (0: ON, 1: OFF). Set FH correction function to ON when interpolation control is done.
31-27	Undefined	(Always set these bits at 0.)

8.3.9 RIP (PRIP) Register

This register sets the the center position of circular interpolation or the moving amount of main axis with linear interpolation 2. PRIP is the 2nd preregister for RIP register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

The setting is valid when MOD (bits 6 to 0) of RMD register is set to any of the following:

110 0010 (62HEX): Continuous linear interpolation 2 (continuous operation with linear interpolation 2)

110 0011 (63HEX): Linear interpolation 2

110 0100 (64HEX): Circular interpolation in CW direction

110 0101 (65HEX): Circular interpolation in CCW direction

Set the moving amount of main axis with a relative value when continuous linear interpolation 2 or linear interpolation 2 is selected.

Set the circular center position with a relative value when the circular interpolation is selected.

Setting range is -134,217,727 to +134,217,727.

8.3.10 RUS (PRUS) Register

This register sets the S-curve section of S-curve acceleration. PRUS is the 2nd preregister for RUS register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*															

Setting range is 1 to 32,767. If it is set at 0, the S-curve section is internally calculated using an equation of (RFH – RFL)/2.

8.3.11 RDS (PRDS) Register

This register sets the S-curve section of S-curve deceleration. PRDS is the 2nd preregister for RDS register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*															

Setting range is 1 to 32,767. If it is set at 0, the S-curve section is internally calculated using an equation of (RFH – RFL)/2.

NOTES: 1. Bits in which * is put are ignored in writing and become 0 when reading.2. Bits in which & is put are ignored in writing and have the same value as

the highest-place bit now in blank when reading. (code extension)

8.3.12 RFA Register

This register sets the constant speed for backlash correction or slip correction. The setting is also used as a reversion constant speed for origin return.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Setting range is 1 to 65,535. Note, however, that the practical speed (pps) depends on the magnification written in RMG register.

8.3.13 RENV1 Register

This is the register for environmental setting 1, which sets mainly the functions of input/output pins.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERCL	EPW2	EPW1	EPW0	EROR	EROE	ALML	ALMM	ORGL	SDL	SDLT	SDM	ELM	PMD2	PMD1	PMD0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PDTC	PCSM	INTM	DTMF	DRF	FLTR	DRL	PCSL	LTCL	INPL	CLR1	CLR0	STPM	STAM	ETW1	ETW0

Bit	Name			Descriptio	n	
2-0	PMD2-0	Set the fu	Inction of outpu	ıt pulse.		
		PMD2-0	Operation in	plus direction	Operation in m	ninus direction
			OUT pin	DIR pin	OUT pin	DIR pin
		000		(High)		(Low)
		001		(High)		(Low)
		010		(Low)		(High)
		011		(Low)		(High)
		100		(High)	(High)	
		111		(Low)	(Low)	
3	ELM	Sets prod (0: Immed	cessing mode a diate stop, 1: D	t EL input ON. eceleration stop)) *1	
4	SDM	Sets proc (0: Decel	cessing mode a eration only, 1:	t SD input ON Stop after dece	leration)	
5	SDLT	Sets SD signal wie reset. Als	input latch func dth is short. If S o, the latch sig	tion (0: OFF, 1: SD input is off at nal is reset by s	ON). Set it to O the start, the la etting SDLT = 0	N when the SD atch signal is
6	SDL	Sets SD	signal input log	ic (0: Negative,	1: Positive)	

Bit	Name	Description
7	ORGL	Sets ORG signal input logic (0: Negative, 1: Positive)
8	ALMM	Sets processing mode at ALM input ON. (0: Immediate stop, 1: Stop after deceleration)*2
9	ALML	Sets ALM signal input logic (0: Negative, 1: Positive)
10	EROE	1: Automatically outputs ERC signal when +EL, -EL, ALM or CEMG signal immediately stops pulse output. However, ERC signal is not output at the time of stop-after-deceleration. ERC signal is output if EL stop is made normal stop by setting MOD of RMD register to 010 X000 (moving to EL position).
11	EROR	1: Automatically outputs ERC signal at the time of completion of origin return.
14-12	EPW2-0	Set the pulsewidth of ERC output signal. 000: 12μs 011: 1.6ms 110: 104ms 001: 102μs 100: 13ms 111: Level output 010: 409μs 101: 52ms
15	ERCL	Sets ERC signal output logic. (0: Negative, 1: Positive)
17-16	ETW1-0	Set OFF time of ERC signal. 00: 0μs 10: 1.6ms 01: 12μs 11: 104ms
18	STAM	Sets the trigger mode of $\overline{\text{CSTA}}$ signal. (0: Level trigger, 1: Edge trigger)
19	STPM	Sets the CSTP-initiated stop mode. (0: Immediate stop, 1: Stop after deceleration)
21-20	CLR1-0	Sets CLR-initiated clear mode.00: Clears at the falling edge10: Clears at low level01: Clears at the rising edge11: Clears at high level
22	INPL	Sets INP signal input logic. (0: Negative, 1: Positive)
23	LTCL	Sets LTC signal operating edge. (0: Falling edge, 1: Rising edge)
24	PCSL	Sets PCS signal input logic. (0: Negative, 1: Positive)
25	DRL	Sets +DR/-DR signal input logic. (0: Negative, 1: Positive)
26	FLTR	1: Inserts a filter to +EL, –EL, SD, ORG, ALM and INP inputs. When the filter is inserted, signals with a pulsewidth of shorter than $4\mu s$ are disregarded.
27	DRF	1: Inserts a filter to +DR, -DR and PE inputs. When the filter is in- serted, signals with a pulsewidth of shorter than 3.2ms are disregaded.
28	DTMF	1: Sets the direction change timer (0.2ms) function to OFF.
29	INTM	1: Masks INT output (interrupt circuit changes).
30	PCSM	1: Makes PCS input the CSTA signal for that chip only.
31	PDTC	1: Sets the pulsewidth at duty 50% at all times.

*1. If the processing mode at the time of EL input ON is set for "stop after deceleration" (ELM = 1), deceleration starts at the time of EL input ON and, therefore, pulse output stops after passing the EL position. Be careful enough to avoid collision of the mechanical system. Also, if "stop after deceleration" is selected for the EL initiated processing mode, place the EL pin in the level input mode (which makes the EL input ON condition kept until pulse generation stops completely after deceleration).

*2. If the processing mode at the time of ALM input ON is set for "stop after deceleration" (ALMM = 1), place the ALM pin in the level input mode (which makes the ALM input ON condition kept until pulse generation stops completely after deceleration).

8.3.14 RENV2 Register

This is the register for environmental setting 2, which sets the functions of universal ports, EA/EB inputs and PA/PB inputs

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P7M1	P7M0	P6M1	P6M0	P5M1	P5M0	P4M1	P4M0	P3M1	P3M0	P2M1	P2M0	P1M1	P1M0	P0M1	P0M0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	PDIR	PIM1	PIM0	EZL	EDIR	EIM1	EIM0	0	0	P1L	P0L

Bit	Name	Description
1-0	P0M1-0	Set the function of P0/FUP pin. 00: General-purpose input 01: General-purpose output 10: FUP (acceleration in progress) signal output 11: General-purpose one-shot signal output (t = 26ms)* ¹
3-2	P1M1-0	Set the function of P1/FDW pin. 00: General-purpose input 01: General-purpose output 01: FDW (deceleration in progress) signal output 11: General-purpose one-shot signal output (t = 26ms)* ¹
5-4	P2M1-0	Set the function of P2/MVC pin. 00: General-purpose input 01: General-purpose output 10: MVC (constant-speed operation) signal output in negaltive logic 11: MVC (constant-speed operation) signal output in positive logic
7-6	P3M1-0	 Set the function of P3/CP1 (+SL) pin. 00: General-purpose input 01: General-purpose output 10: CP1 (comparator 1 condition being satisfied) signal output in negaltive logic 11: CP1 (comparator 1 condition being satisfied) signal output in positive logic
9-8	P4M1-0	 Set the function of P4/CP2 (–SL) pin. 00: General-purpose input 01: General-purpose output 10: CP2 (comparator 2 condition being satisfied) signal output in negaltive logic 11: CP2 (comparator 2 condition being satisfied) signal output in positive logic
11-10	P5M1-0	 Set the function of P5/CP3 pin. 00: General-purpose input 01: General-purpose output 10: CP3 (comparator 3 condition being satisfied) signal output in negaltive logic 11: CP3 (comparator 3 condition being satisfied) signal output in positive logic
13-12	P6M1-0	 Set the function of P6/CP4/ID pin. 00: General-purpose input 01: General-purpose output 10: CP4 (comparator 4 condition being satisfied) signal output in negaltive logic 11: CP4 (comparator 4 condition being satisfied) signal output in positive logic

Bit	Name	Description
15-14	P7M1-0	Set the function of P7/CP5 pin. 00: General-purpose input 01: General-purpose output 10: CP5 (comparator 5 condition being satisfied) signal output in negaltive logic 11: CP5 (comparator 5 condition being satisfied) signal output in positive logic
16	P0L	Sets the output logic of P0 pin which is set for FUP or one-shot output (0: Negative logic, 1: Positive logic)
17	P1L	Sets the output logic of P1 pin which is set for FDW or one-shot output (0: Negative logic, 1: Positive logic)
19-18	Undefined	(Always set these bits at 0.)
21-20	E1M1-0	 Select the type of input signal to the EA/EB pins. 00: 1-time multiplied 90° phase difference signal (counting up as EA input phase is advancing.) 01: 2-time multiplied 90° phase difference signal (counting up as EA input phase is advancing.) 10: 4-time multiplied 90° phase difference signal (counting up as EA input phase is advancing.) 11: 4-time multiplied 90° phase difference signal (counting up as EA input phase is advancing.) 11: Counting up at the rise of EA signal and counting down at the rise of EB signal.
22	EDIR	1: Reverses the direction of EA/EB input-initiated counting.
23	EZL	Sets EZ signal input logic. (0: Falling edge, 1: Rising edge)
25-24	PIM1-0	 Select the type of input signal to the PA/PB pins. 00: 1-time multiplied 90° phase difference signal (counting up as PA input phase is advancing.) 01: 2-time multiplied 90° phase difference signal (counting up as PA input phase is advancing.) 10: 4-time multiplied 90° phase difference signal (counting up as PA input phase is advancing.) 11: 4-time multiplied 90° phase difference signal (counting up as PA input phase is advancing.) 11: Counting up at the rise of PA signal and counting down at the rise of PB signal.
26	PDIR	1: Reverses the direction of PA/PB input-initiated counting.
31-27	Undefined	(Always set these bits at 0.)

*1. For general-purpose one-shot signal output method, refer to "7.2 General-purpose Output Bit Control Command.

8.3.15 RENV3 Register

This is the register for environmental setting 3, which sets mainly the specifications of origin return and counter operations.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	BSYC	Cl41	CI40	CI31	CI30	CI21	CI20	EZD3	EZD2	EZD1	EZD0	ORM3	ORM2	ORM1	ORM0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CU4H	CU3H	CU2H	0	CU4B	CU3B	CU2B	CU1B	CU4R	CU3R	CU2R	CU1R	CU4C	CU3C	CU2C	CU1C

Bit	Name	Description
3-0	ORM3-0	Set the origin return operation mode. 0000: Origin return operation 0 ORG input turning from OFF to ON causes immediate stop (or stop after deceleration in varied-speed operation) Counter reset upon ORG input turning ON 0001: Origin return operation 1 ORG input turning from OFF to ON causes immediate stop (or stop after deceleration in varied-speed operation) and then moving at RFA constant speed in reverse direction until ORG input turns from ON to OFF, moving at RFA constant speed in the initial direction, and stop upon ORG input turning OFF to ON again.
		Counter reset upon ORG input turning ON 0010: Origin return operation 2 Immdiate stop upon counting up EZ after ORG input turns from OFF to ON in constant-speed operation. In varied-speed oper- tion, deceleration upon ORG input turning from OFF to ON and stop upon counting up EZ. Counter reset upon counting up EZ 0011: Origin return operation 3 Immediate stop upon counting up EZ after ORG input turns from OFF to ON in constant-speed operation. In varied-speed opera- tion, stop after deceleration upon counting up EZ after ORG input turns from OFF to ON.
		 Counter reset upon counting up EZ 0100: Origin return operation 4 ORG input turning from OFF to ON causes moving at RFA constant speed in reverse direction (with deceleration in between in varied-speed operation) and stop upon counting up EZ. Counter reset upon counting up EZ 0101: Origin return operation 5 ORG input turning from OFF to ON causes moving at RFA constant speed in reverse direction after immediate stop (with deceleration in between in varied-speed operation) and stop (or stop after deceleration in varied-speed operation) upon counting up EZ.
		Counter reset upon counting up EZ 0110: Origin return operation 6 EL input turning ON causes moving at RFA constant speed in reverse direction after immediate stop (with deceleration in between if ELM = 1) and immediate stop upon EL input turning OFF. Counter reset upon EL input turning OFF 0111: Origin return operation 7 EL input turning ON causes moving at RFA constant speed in reverse direction after immediate stop and immediate stop upon counting up EZ. Counter reset upon counting up EZ

Bit	Namo	Description
	INAILIE	
		 1000: Origin return operation 8 EL input turning ON causes moving in reverse direction after immediate stop (or stop after deceleration if ELM = 1) and immediate stop (or stop after deceleration in varied-speed operation) upon counting up EZ. Counter reset upon counting up EZ 1001: Origin return operation 9 Return to 0 point (counter 2 = 0) after origin return operation 1. 1010: Origin return operation 10 Return to 0 point (counter 2 = 0) after origin return operation 3. 1011: Origin return operation 11 Return to 0 point (counter 2 = 0) after origin return operation 5. 1100: Origin return operation 12 Return to 0 point (counter 2 = 0) after origin return operation 8.
7-4	EZD3-0	Set the EZ counting value used for origin return. 0000 (1st one) to 1111 (16th one)
9-8	Cl21-20	Set the input of counter 2 (mechanical position). 00: EA/EB input 10: PA/PB input 01: Output pulse
11-10	Cl31-30	Set the input of counter 3 (deviation) 00: Deviation between output pulse and EA/EB input 01: Deviation between output pulse and PA/PB input 10: Deviation between EA/EB input and PA/PB input
13-12	CI41-40	Set the input of counter 4 (multi-purpose)00: Output pulse10: PA/PB input01: EA/EB input11: One-half the reference clock
14	BSYC	1: Operates counter 4 only during operation in progress (\overline{BSY} = L).
15	Undefined	(Always set this bit at 0.)
16	CU1C	1: CLR input turning from OFF to ON resets counter 1.
17	CU2C	1: CLR input turning from OFF to ON resets counter 2.
18	CU3C	1: CLR input turning from OFF to ON resets counter 3.
19	CU4C	1: CLR input turning from OFF to ON resets counter 4.
20	CU1R	1: Completion of origin return resets counter 1.
21	CU2R	1: Completion of origin return resets counter 2.
22	CU3R	1: Completion of origin return resets counter 3.
23	CU4R	1: Completion of origin return resets counter 4.
24	CU1B	1: Operates counter 1 even during backlash/slip correction.
25	CU2B	1: Operates counter 2 even during backlash/slip correction.
26	CU3B	1: Operates counter 3 even during backlash/slip correction.
27	CU4B	1: Operates counter 4 even during backlash/slip correction.
28	Undefined	(Always set this bit at 0.)
29	CU2H	1: Stops counter 2 from counting.*1
30	CU3H	1: Stops counter 3 from counting.
31	CU4H	1: Stops counter 4 from counting.

*1. To stop counter 1 (command position) from counting, use MCCE (bit 11) of RMD register.

8.3.16 RENV4 Register

This is the register for environmental setting 4, which sets the specifications of comparators 1 to 4.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	C2D1	C2D0	C2S2	C2S1	C2S0	C2C1	C2C0	0	C1D1	C1D0	C1D2	C1S1	C1S0	C1C1	C1C0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
C4D1	C4D0	C4S3	C4S2	C4S1	C4S0	C4C1	C4C0	0	C3D1	C3D0	C3D2	C3S1	C3S0	C3C1	C3C0

Bit	Name	Description
1-0	C1C1-0	Select the counter with which comparator 1 compares.*100: Counter 1 (command position)10: Counter 3 (deviation)01: Counter 2 (mecha. position)11: Counter 4 (multi-purpose)
4-2	C1S2-0	 Select the comparing method of comparator 1.*2 001: RCMP1 data = Comparing counter (no relation with counting direction. 010: RCMP1 data = Comparing counter (during counting up) 011: RCMP1 data = Comparing counter (during counting down) 100: RCMP1 data > Comparing counter 101: RCMP1 data < Comparing counter 100: To use as plus side soft limit (RCMP1 < Counter 1) Other: Condition where comparing condition is not satisfied in any case.
6-5	C1D1-0	 Select an action at the time the comparator 1 condition is satisfied. 00: No processing (to be used for INT, pin output, internal synchronization start) 01: Immediate stop 10: Stop after deceleration 11: Changes operation data to preregister data (speed change).
7	Undefined	(Always set this bit at 0.)
9-8	C2C1-0	Select the counter with which comparator 2 compares.*1 00: Counter 1 (command position) 10: Counter 3 (deviation) 01: Counter 2 (mecha. position) 11: Counter 4 (multi-purpose)
12-10	C2S2-0	 Selects the comparing method of comparator 2.*2 001: RCMP2 data = Comparing counter (no relation with counting direction) 010: RCMP2 data = Comparing counter (during counting up) 011: RCMP2 data = Comparing counter (during counting down) 100: RCMP2 data > Comparing counter 101: RCMP2 data < Comparing counter 100: To be used as minus side soft limit (RCMP2 > Counter 1) Other: Condition where comparing condition is not satisfied in any case.
14-13	C2D1-0	 Select an action at the time the comparator 2 condition is satisfied. 00: No processing (to be used for INT, pin output, internal synchronization start) 01: Immediate stop 10: Stop after deceleration 11: Changes operation data to preregister data (speed change)
15	Undefined	(Always set this bit at 0.)

Bit	Name	Description
17-16	C3C1-0	Select the counter with which comparator 3 compares.*100: Counter 1 (command position)10: Counter 3 (deviation)01: Counter 2 (mecha. position)11: Counter 4 (multi-purpose)
20-18	C3S2-0	 Select the comparing method of comparator 3. 001: RCMP3 data = Comparing counter (no relation with counting direction. 010: RCMP3 data = Comparing counter (during counting up) 011: RCMP3 data = Comparing counter (during counting down) 100: RCMP3 data > Comparing counter 101: RCMP3 data < Comparing counter 110: Setting prohibited Other: Condition where comparing condition is not satisfied in any case.
22-21	C3D1-0	 Select an action at the time the comparator 3 condition is satisfied. 00: No processing (to be used for INT, pin output, internal synchronization start) 01: Immediate stop 10: Stop after deceleration 11: Changes operation data to preregister data (speed change).
23	Undefined	(Always set this bit at 0.)
25-24	C4C1-0	Select the counter with which comparator 4 compares.*100: Counter 1 (command position)10: Counter 3 (deviation)01: Counter 2 (mecha. position)11: Counter 4 (multi-purpose)
29-26	C4S3-0	 Selects the comparing method of comparator 4.*2 0001: RCMP4 data = Comparing counter (no relation with counting direction) 0010: RCMP4 data = Comparing counter (during counting up) 0011: RCMP4 data = Comparing counter (during counting down) 0100: RCMP4 data > Comparing counter 0101: RCMP4 data < Comparing condition is not satisfied in any case. 1000: To be used as ID (synchro.) signal output (no relation with counting direction. 1001: To be used as ID (synchro.) signal output (during counting up) 1010: To be used as ID (synchro.) signal output (during counting down) Other: Condition where comparing condition is not satisfied in any case
31-30	C4D1-0	 Select an action at the time the comparator 4 condition is satisfied. 00: No processing (to be used for INT, pin output, internal synchronization start) 01: Immediate stop 10: Stop after deceleration 11: Changes operation data to preregister data (speed change)

- *1. If counter 3 (deviation) is selected for the comparing counter, comparison is done between an absolute value of the counter and comparator data. (Range of absolute values: 0 to 32,767)
- *2. If C1S2-0 are set at 110 (plus soft limit) or if C2S2-0 are set at 110 (minus soft limit), select counter 1 (command position) as the comparing counter.
- *3. If C4S3-0 are set at 1000, 1001 or 1010 (synchronization signal output), select counter 4 (universal) for the comparating counter. Other counters cannot be selected. Also set the comparator value to a positive value.

8.3.17 RENV5 Register

This is the register for environmental setting 5, which sets mainly comparator 5.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LTOF	LTFD	LTM1	LTM0	0	IDL2	IDL1	IDL0	C5D1	C5D0	C5S2	C5S1	C5S0	C5C2	C5C1	C5C0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	SYI1	SYI0	SYO3	SYO2	SYO1	SYO0

Bit	Name	Description
2-0	C5C2-0	Select the counter with which comparator 5 compares.000: Counter 1 (command position)001: Counter 2 (mechanical position)010: Counter 3 (deviation)100: In-position counter011: Counter 4 (universal)101: Present speed data
5-3	C5S2-0	 Select the comparing method of comparator 5. 001: RCMP5 data = Comparing counter (no relation with counting direction. 010: RCMP5 data = Comparing counter (during counting up) 011: RCMP5 data = Comparing counter (during counting down) 100: RCMP5 data > Comparing counter 101: RCMP5 data < Comparing counter 011: RCMP5 data < Comparing counter 010: RCMP5 data < Comparing counter
7-6	C5D1-0	Select an action at the time the comparator 5 condition is satisfied. 00: No action (using only INT and pin output) 01: Immediate stop 10: Stop after deceleration 11: Changes operation data to preregister data (speed change).
10-8	IDL1-0	Set the number of idling pulses (0 to 7 pulses).
11	Undefined	(Always set this bit at 0.)
13-12	LTM1-0	Set the latch timing of counters 1 to 4. 00: LTC input turning from OFF to ON 01: ORG signal input 10: Comparator 4 condition satisfied 11: Comparator 5 condition satisfied
14	LTFD	1: Latches present speed data in place of counter 3.
15	LTOF	1: Suspends latch with hardware timing. (Only soft timing valid)
19-16	SYO3-0	Select output timing of internal synchronization signal. 0001: Comparator 1 condition satisfied 0010: Comparator 2 condition satisfied 0011: Comparator 3 condition satisfied 0100: Comparator 4 condition satisfied 0101: Comparator 5 condition satisfied 1000: At the start of acceleration 1001: At the end of acceleration 1010: At the start of deceleration 1011: At the end of deceleration 0101: At the end of deceleration 0101: At the end of deceleration
21-20	SYI1-0	Select the axis of the internal synchro. signal which starts operation. 00: X axis 01: Y axis 10: Z axis 11: U axis
31-22	Undefined	(Always set these bits at 0.)

8.3.18 RENV6 Register

This is the register for environmental setting 6, which sets mainly data for correction of moving amount.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	ADJ1	ADJ0	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
11-0	BR11-0	Set the amount for correction of backlash or slip.
13-12	ADJ1-0	Select the moving amount correction method. 00: Correction function OFF 10: Slip correction 01: Backlash correction
31-14	Undefined	(Always set these bits at 0.)

8.3.19 RENV7 Register

This is the register for environmental setting 7, which sets the time for vibration suppression function. The vibration suppression function is made valid when RT and FT data are other than 0.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RT15	RT14	RT13	RT12	RT11	RT10	RT9	RT8	RT7	RT6	RT5	RT4	RT3	RT2	RT1	RT0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FT15	FT14	FT13	FT12	FT11	FT10	FT9	FT8	FT7	FT6	FT5	FT4	FT3	FT2	FT1	FT0

Bit	Name	Description
15-0	RT15-0	Set the time width of RT shown in the figure below. Setting unit is 32 times the reference clock, that is approx. 1.6 μ s.
31-16	FT15-0	Set the time width of FT shown in the figure below. Setting unit is 32 times the reference clock, that is approx. 1.6 μ s.

Pulses of dotted line are the pulses added by the vibration suppression function.



8.3.20 RCUN1 Register

This register is the counter 1 (command position counter) which is exclusively used for counting command pulses. Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.21 RCUN2 Register

This register is the counter 2 (mechanical position counter) which can count command pulses, encoder signals (EA/EB input) or pulse signals (PA/PB input). Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.22 RCUN3 Register

This register is the counter 3 (deviation counter) which can count deviation between command pulses and encoder signals, between command pulses and pulser signals or between encoder signals and pulse signals. Setting range is -32,768 to +32,767.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&	&	&	&	&	&	&	&	&	&	&	&	&																

8.3.23 RCUN4 Register

This register is the counter 4 (multi-purpose counter) which can count command pulses, encoder signals (EA/EB input), pulser signal (PA/PB input) or clock signals of one-half the reference clock. Setting range is –134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

For further information on counters, refer to ""11.10 Counters."

- **NOTES:** 1. Bits in which * is put are disregarded in writing and become 0 when reading.
 - 2. Bits in which & is put are disregarded in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.24 RCMP1 Register

This register sets the data with which comparator 1 compares a parameter. Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.25 RCMP2 Register

This register sets the data with which comparator 2 compares a parameter. Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.26 RCMP3 Register

This register sets the data with which comparator 3 compares a parameter. Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.27 RCMP4 Register

This register sets the data with which comparator 4 compares a parameter. Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.28 RCMP5 (PRCP5) Register

This register sets the data with which comparator 5 compares a parameter. PRCP is the 2nd preregister for RCP5.

Setting range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

For further information on comparators, refer to ""11.11 Comparators."

NOTES: 1. Bits in which * is put are disregarded in writing and become 0 when reading.2. Bits in which & is put are disregarded in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.29 RIRQ Register

This register sets event interrupt factors. Set the bits which you wish to initiate event interrupt, at 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IROL	IRLT	IRCL	IRC5	IRC4	IRC3	IRC2	IRC1	IRDE	IRDS	IRUE	IRUS	IRND	IRNM	IRN	IREN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	IRSA	IRDR	IRSD

Bit	Name	Description
0	IREN	Normal stop
1	IRN	Successive start of the next operation
2	IRNM	2nd preregister for operation write-enabled
3	IRND	2nd preregister for comparator 5 write-enabled
4	IRUS	Start of acceleration
5	IRUE	End of acceleration
6	IRDS	Start of deceleration
7	IRDE	End of deceleration
8	IRC1	Comparator 1 condition satisfied
9	IRC2	Comparator 2 condition satisfied
10	IRC3	Comparator 3 condition satisfied
11	IRC4	Comparator 4 condition satisfied
12	IRC5	Comparator 5 condition satisfied
13	IRCL	CLR signal input resetting counter value
14	IRLT	LTC input making counter value latched
15	IROL	ORG input making counter value latched
16	IRSD	SD input ON
17	IRDR	±DR input change
18	IRSA	CSTA input ON
31-19	Undfined	(Always set these bits at 0.)

8.3.30 RLTC1 Register

This read-only register latches data of counter 1 (command position counter) aaccording to LTC, ORG input or LTCH command. Data range is –134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.31 RLTC2 Register

This read-only register latches data of counter 2 (mechanical position counter) according to LTC, ORG input or LTCH command. Data range is -134,217,728 to +134,217,727.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

8.3.32 RLTC3 Register

This read-only register latches data of counter 3 (deviation counter) or the present speed according to LTC, ORG input or LTCH command. If RENV5 register's LTFD = 0, it latches data of counter 3 and if LTFD = 1, it latches the present speed. Under stop condition with LTFD = 0, latched data is 0. Data range is -32,768 to +32,767 with LTFD = 0 and 0 to 65535 with LTFD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$																

Bits in which \$ is put have the same value as bit 15 with RENV5's LTFD (bit 14) = 0, and 0 with LTFD = 1.

8.3.33 RLTC4 Register

This read-only register latches data of counter 4 (universal counter) according to LTC, ORG input or LTCH command. Data range is -134,217,728 to +134,217,727

З	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ł	&	&	&	&																												

For further information on latching counter data, refer to ""11.10 Counters."

NOTES: 1. Bits in which * is put are disregarded in writing and become 0 when reading.2. Bits in which & is put are disregarded in writing and have the same value as the highest-place bit now in blank when reading. (code extension)

8.3.34 RSTS Register

This read-only register allows reading the extension status.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDIN	SLTC	SCLR	SDRM	SDRP	SEZ	SERC	SPCS	SEMG	SSTP	SSTA	SDIR	CND3	CND2	CND1	CND0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SINP

Bit	Name	Description
3-0	CND3-0	Indicate operation status as follows 0000: Cessation 0001: Waiting for <u>DR input</u> 0010: Waiting for CSTA input 0011: Waiting for internal synchronization signal 0100: Waiting for cessation of other axis 0101: Waiting for completion of ERC timer operation 0110: Waiting for completion of direction change timer operation 0110: Waiting for completion of direction change timer operation 0111: Backlash correction in progress 1000: Waiting for PA/PB input 1001: Constant-speed operation in progress at FA rate 1010: Constant-speed operation in progress at FL rate 1011: Acceleration in progress 1100: Constant-speed operation in progress at FH rate 1101: Deceleration in progress 1110: Waiting for INP input 1111: Other (during start control)
4	SDIR	Operating direction (0: Plus direction, 1: Minus direction)
5	SSTA	1 when CSTA input signal is ON
6	SSTP	1 when CSTP input signal is ON
7	SEMG	1 when CEMG input signal is ON
8	SPCS	1 when PCS input signal is ON
9	SERC	1 when ERC output signal is ON
10	SEZ	1 when EZ input signal is ON
11	SDRP	1 when +DR input signal is ON
12	SDRM	1 when –DR input signal is ON
13	SCLR	1 when CRL input signal is ON
14	SLTC	1 when LTC input signal is ON
15	SDIN	1 when SD input signal is ON (SD input pin status)
16	SINP	1 when INP input signal is ON
31-17	Undfined	0 at all times

8.3.35 REST Register

This read-only register allows checking of error interrupt factor. When an error interrupt occurs, the corresponding bit becomes 1. This register is reset by reading the data.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ESAO	ESPO	ESIP	ESDT	0	ESSD	ESEM	ESSP	ESAL	ESML	ESPL	ESC5	ESC4	ESC3	ESC2	ESC1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	ESPE	ESEE

Bit	Name	Description
0	ESC1	Comparator 1 condition satisfied (+SL) interrupts pulse output.
1	ESC2	Comparator 2 condition satisfied (-SL) interrupts pulse output.
2	ESC3	Comparator 3 condition satisfied interrupts pulse output.
3	ESC4	Comparator 4 condition satisfied interrupts pulse output.
4	ESC5	Comparator 5 condition satisfied interrupts pulse output.
5	ESPL	+EL input turning ON interrupts pulse output.
6	ESML	-EL input turning ON interrupts pulse output.
7	ESAL	ALM input turning ON interrupts pulse output.
8	ESSP	CSTP input turning ON interrupts pulse output.
9	ESEM	CEMG input turning ON interrupts pulse output.
10	ESSD	SD signal turning ON interrupts pulse output after deceleration.
11	Undefined	(Always 0)
12	ESDT	Abnormal operation data interrupts pulse output.
13	ESIP	Abnormal stop of other axis during interpolation causes simultaneous stop.
14	ESPO	PA/PB input buffer counter overflows.
15	ESAO	In-position counter counts beyond the range at the time of interpolation.
16	ESEE	EA/EB input error
17	ESPE	PA/PB input error
31-18	Undefined	(Always 0)

8.3.36 RIST Register

This read-only register allows checking of event interrupt factor. When an event interrupt occurs, the corresponding bit becomes 1. This register is reset by reading the data.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISOL	ISLT	ISCL	ICS5	ISC4	ISC3	ISC2	ISC1	ISDE	ISDS	ISUE	ISUS	ISND	ISNM	ISN	ISEN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	ISSA	ISMD	ISPD	ISSD

Bit	Name	Description
0	ISEN	Automatic stop
1	ISN	Successive start of the next operation
2	ISNM	2nd preregister for operation is write-enabled.
3	ISND	2nd preregister for comparator 5 is write-enabled.
4	ISUS	Start of acceleration
5	ISUE	End of acceleration
6	ISDS	Start of deceleration
7	ISDE	End of decelation
8	ISC1	Comparator 1 condition satisfied
9	ISC2	Comparator 2 condition satisfied
10	ISC3	Comparator 3 condition satisfied
11	ISC4	Comparator 4 condition satisfied
12	ISC5	Comparator 5 condition satisfied
13	ISCL	CLR signal input resets the counter value.
14	ISLT	LTC input makes the counter value latched.
15	SIOL	CRG input makes the counter value latched.
16	ISSD	SD input turns ON.
17	ISPD	+DR input changes.
18	ISMD	-DR input changes.
19	ISSA	CSTA input turns ON.
31-20	Undefined	(Always 0)

8.3.37 RPLS Register

This read-only register is the counter which allows you to check the number of remaining pulses. At the start of operation it is set at an absolute value of RMV register and counts down at every pulse output.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0																												

8.3.38 RSPD Register

This read-only register allows you to check the EZ counter value and the present speed.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AS15	AS14	AS13	AS12	AS11	AS10	AS9	AS8	AS7	AS6	AS5	AS4	AS3	AS2	AS1	AS0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	IDC2	IDC1	IDC0	ECZ3	ECZ2	ECZ1	ECZ0

Bit	Name	Description
15-0	AS15-0	These bits allows you to read the present speed as a step value in the same unit as RFL or RFH. These bits are 0 when the chip stops generating pulses.
19-16	ECZ3-0	These bits allows you to read the EZ counter value used for origin return.
22-20	IDC2-0	These bits allows you to read idling pulse counting value.
31-23	Undefined	(Always 0)

8.3.39 RSDC Register

This read-only register allows you to check an automatically calculated value of the ramping-down point for in-positioning.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0																								

8.3.40 RIPS Register

This read-only register allows you to check the interpolation setting and operation status. It is a common register to all axes and shows the same contents if read from any axis.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IPFu	IPFz	IPFy	IPFx	IPSu	IPSz	IPSy	IPSx	IPEu	IPEz	IPEy	IPEx	IPLu	IPLz	IPLy	IPLx
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	SED1	SED0	SDM1	SDM0	IPCC	IPCW	IPE	IPL

Bit	Name	Description
0	IPLx	1: X axis is in linear interpolation 1 mode.
1	IPLy	1: Y axis is in linear interpolation 1 mode.
2	IPLz	1: Z axis is in linear interpolation 1 mode.
3	IPLu	1: U axis is in linear interpolation 1 mode.
4	IPEx	1: X axis is in linear interpolation 2 mode.
5	IPEy	1: Y axis is in linear interpolation 2 mode.
6	IPEz	1: Z axis is in linear interpolation 2 mode.
7	IPEu	1: U axis is in linear interpolation 2 mode.
8	IPSx	1: X axis is in circular interpolation mode.
9	IPSy	1: Y axis is in circular interpolation mode.
10	IPSz	1: Z axis is in circular interpolation mode.
11	IPSu	1: U axis is in circular interpolation mode.
12	IPFx	1: X axis is designated for composite speed constant control.
13	IPFy	1: Y axis is designated for composite speed constant control.
14	IPFz	1: Z axis is designated for composite speed constant control.
15	IPFu	1: U axis is designated for composite speed constant control.
16	IPL	1: Linear interpolation 1 in progress
17	IPE	1: Linear interpolation 2 in progress
18	IPCW	1: Circular interpolation in CW direction in progress
19	IPCC	1: Circular interpolation in CCW direction in progress
21-20	SDM1-0	Present quadrant of circular interpolation 00: 1st 01: 2nd 10: 3rd 11: 4th
23-22	SED1-0	Ending quadrant of circular interpolation 00: 1st 01: 2nd 10: 3rd 11: 4th
31-21	Undefined	(Always set these bits at 0.)

The basic operation mode is set by writing the data to bits 6 to 0 (MOD) of RMD (operation mode) register.

9.1 Continuous Operation Mode under Command Control

In this mode the chip continues generating pulses after receiving the start command until the stop command is written .

MOD: 00HEX (continuous pulse output in plus direction)

08HEX (continuous pulse output in minus direction)

EL signal also stops the continuous pulse output. +EL signal is valid to stop pulse output in plus direction and -EL signal is valid to stop pulse output in minus direction. To restart in reverse direction after EL signal stops pulse output, you need to write the start command anew.

9.2 In-position Mode

In-position mode can be executed in any of the following five ways.

- MOD: 41HEX (in-positioning with relative target position designated)
 - 44HEX (in-positioning to command position 0)
 - 45HEX (in-positioning to mechanical position 0)
 - 46нех (one-pulse operation in plus direction)
 - 4EHEX (one-pulse operation in minus direction)
 - 47_{HEX} (timer operation)

9.2.1 In-positioning with Relative Target Position Designated (MOD: 41_{HEX})

In this mode the chip generates pulses in the number written in the RMV (target position) register. The moving direction is as set in the RMV register. When the in-position counter counts down to 0, the chip stops generating pulses. If in-positioning is started with the RMV register set at 0, the chip does not generate any pulse and is placed in immediate stop condition.

9.2.2 In-positioning to Command Position 0 (MOD: 44HEX)

In this mode the chip generates pulses until the counter 1 (command position) counts down to 0. The number of output pulses and moving direction are automatically determined through internal calculation according to the counter 1 value at the start.

9.2.3 In-positioning to Mechanical Position 0 (MOD: 45HEX)

In this mode the chip generates pulses until the counter 2 (mechanical position) counts down to 0. The number of output pulses and moving direction are automatically determined through internal calculation according to the counter 2 value at the start.

9.2.4 One-pulse Operation (MOD: 46HEX, 4EHEX)

In this mode the chip generates one pulse only.

MOD: 46HEX (one pulse output in plus direction)

4EHEX (one pulse output in minus direction)

The effect is same as in-positioning with relative target designated and by setting the RMV register at 1 or -1 but in this case you need not set the RMV register.

9.2.5 Timer Operation (MOD: 47HEX)

This mode allows you to use the internal operation time as a timer. Though the internal operation is the same as in-positioning, the chip does not generate any pulse, that is, pulses are masked. If the start command is written for constant-speed operation, the internal operation time is the product of the cycle of output pulse and the value written in the RMV register.

e.g. If 1000pps and 120 pulses are set, internal operation time is 120ms. Write a positive value (1 to 134,217,727) to the RMV register. In this mode;

 \pm EL and SD signals and soft limit are ignored (always regarded as 0). ALM, CSTP and CEMG input signals are valid.

Functions such as backlash/slip correction, vibration suppression and timer for direction change are suspended.

The counter 1 (commond position) stops counting.

INP signal does not delay the completion of operation irrespective of setting of bit 9 (MINP) of RMD (operation mode) register.

To eliminate an error of the internal operation time, set bit 12 (METM) of RMD register at 0 so as to make the time of completion of output pulse cycle the operation completion timing.

9.3 Pulser (PA/PB) Input Mode

In this mode the chip operates based on pulser input. To make the pulser input valid, set the \overline{PE} pin at low level. A filter may be inserted to the \overline{PE} input. Write the start command, and the chip will output pulses from the OUT pin upon receiving signals from the pulser. In this mode, use the start command for constant-speed operation at FL rate (STAFL; 50HEX) or at FH rate (STAFH; 51HEX). For PA/PB input pins, you can select the pulser signal input method from two by setting the RENV2 (environmental setting 2) register.

90° phase difference signal (1, 2 or 4 times multiplied)

2 types of pulses (plus and minus pulses)

In addition, the pulser input mode can be executed in any of the following four ways. The moving direction in continuous operation can be changed by setting the RENV2 register without changing wiring of PA/PB pins.

MOD	Operation	Moving direction
01 _{HEX}	Continuous operation based on pulser	Depends on PA/PB input.
51нех	In-positioning based on pulser	Depends on the sign of RMV value.
54нех	In-positioning to command position 0 based on pulser	Automatically set based on RCUN1 value at the start
55нех	In-positioning to mechanical position 0 based on pulser	Automatically set based on RCUN2 value at the start

The OUT pin outputs pulses based on PA/PB input at the following timing. e.g. In the case PA/PB pins input 4-times multiplied 90° phase difference



In the pulser input mode, the EL signal in moving direction stops pulse output but does not restrict pulse output in reverse direction. Also, error interrupt does not occur (\overline{INT} signal is not output). To cancel the operation, write the immediate stop command (49_{HEX}).

A maximum input frequency of pulser signal is restricted by the FL rate in constant-speed operation at the FL rate and by the FH rate in constant-speed operation at FH rate. If PA and PB input signals change at a time or if the input frequency is beyond the range, thereby letting the input buffer counter overflow, it may be regarded as an error to output the INT signal. Also, it can be monitored by reading the REST (error interrupt factor) register.

Relations between FH (FL) Rate (pps) and Pulser Input Frequency FP (pps)

PA/PB Input Method	Usable Range
2-pulse input	FP < FH (or FL)
90° phase difference signal, 1 time multiplied	FP < FH (or FL)
90° phase difference signal, 2 times multipled	FP < FH (or FL)/2
90° phase difference signal, 4 times multiplied	FP < FH (or FL)/4

To select the type of PA/PB input signal, set bits 25 and 24 (PIM1 and 0) of the RENV2 register as follows:

00: 90°	phase	difference	signal,	1	time multiplied
01: 90°	phase	difference	signal.	2	times multiplied

-	•••	00	pinado		eignai, z		manuphea
1	0:	90°	phase	difference	signal, 4	times	multiplied

11: 2 types of pulses, plus and minus

To select the PA/PB input counting direction, set bit 26 (PDIR) of the RENV2 register as follows:

- 0: Counts up when PA phase is advancing or at the rise of PA.
- 1: Counts up when PB phase is advancing or at the rise of PB

To insert a filter to ±DR and PE inputs, set bit 27 (DRF) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidth shorter than 32ms are ignored.

To check the operation status, read bits 3 to 0 (CND) of the RSTS register.

1000: Waiting for PA/PB input

To check PA/PB input error, read bit 17 (ESPE) of the REST register.

1: PA/PB input error generated

To check the status of PA/PB input buffer counter, read bit 14 (ESPO) of the REST register.

1: Overflow

NOTE:

In the register bit explanation chart illustrated at the right of each description, "n" indicates the bit position to write or read and "0" indicates the bit position to which writing other than "0" is prohibited or which is fixed to "0" when reading. This applies to all the charts above and hereafter.

'			-			
[RE	ENV	2]		(W	RITE)	

00000n---

00000-nn

(WRITE)

[RENV2]

RENV1] ³¹				(WRITE 24				
_	-	-	-	n	-	Ι	-	

[RS	STS	5]		(RE/	AD)	
7							0
-	-	-	-	n	n	n	n

[RE 23	REST] 23 0 0 0 0				(RE/	4D) 16	
0	0	0	0	0	0	n	-	

[RE 15	S]			(RE/	۹D) 8
	-	n	-	-	-	-	-	-

Type of PA/PB Input	PDIR Moving Direction PA/PB 0 Plus PA phase advar		PA/PB Input Status
	0	Plus	PA phase advances over PB phase.
90° phase difference signal	0	Minus	PB phase advances over PA phase.
(1, 2 or 4 times multiplied)	4	Plus	PB phase advances over PA phase.
		Minus	PA phase advanced over PB phase.
	0	Plus	Rise of PA input
Plus and minus pulses	0	Minus	Rise of PB input
	1	Plus	Rise of PB input
		Minus	Rise of PA input

9.3.1 Continuous Operation based on Pulser Input (MOD: 01HEX)

In this mode the chip continues outputting pulses from the OUT pin by receiving signals through PA/PB pins after the start command is written. The moving direction depends on the type of PA/PB signal and the setting of PDIR.

9.3.2 In-positioning based on Pulser Input (MOD: 51HEX)

The moving direction is determined by the sign of RMV (target position) register value. At the start, the RMV register value is loaded in the in-position counter and when receiving pulser signals through the PA or PB pin, the chip outputs pulses from the OUT pin while counting down the in-position counter. The chip stops outputting pulses when the in-position counter counts down to 0. If started with the RMV register set at 0, the chip does not output any command pulse and is placed in the immediate stop condition.

9.3.3 In-positioning to Command Position 0 based on Pulser Input (MOD: 54HEX)

In this mode, the chip outputs pulses by receiving signals from the pulser until the counter 1 (command position) counts down to 0. The number of output pulses and the moving direction are automatically set through internal calculation based on the counter 1 value at the start. If started with the counter 1 set at 0, the chip does not output any pulse and is placed in the immediate stop condition.

9.3.4 In-positioning to Mechanical Position 0 based on Pulser Input (MOD: 55HEX)

In this mode, the chip outputs pulses by receiving signals from the pulser until the counter 2 (mechanical position) counts down to 0. The number of output pulses and the moving direction are automatically set through internal calculation based on the counter 2 value at the start. If started with the counter 2 set at 0, the chip does not output any pulse and is placed in immediate stop condition.

9.4 External Switch (±DR) Based Operation Mode (MOD: 02нех, 56нех)

To use this mode, enable the external switch input by setting the \overline{PE} pin at low level. In this mode the chip outputs pulses from the OUT pin when receiving +DR or –DR signal after the start command is written. This mode can be executed in any of the following two ways:

MOD: 02HEX: Continuous operation based on external switch 56HEX: In-positioning based on external switch

The input logic of $\pm DR$ signal is set using the RENV1 (environmental setting 1) register and the INT signal may be output at the time $\pm DR$ signal changes. The operation status including $\pm DR$ input can be checked by reading the extension status (RSTS) register. Also, a filter can be inserted to $\pm DR$ and \overline{PE} inputs.

To select the input logic of +DR/–DR signals, set bit 25 (DRL) of the RENV1 register as follows:

0: Negative logic

1: Positive logic

To insert a filter to \pm DR and \overline{PE} inputs, set bit 27 (DRF) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidths shorter than 32ms are ignored.

To output the \overline{INT} signal (event interrupt signal) at the time the $\pm DR$ signal input changes, set bit 17 (IRDR) of the RIRQ register at 1.

To check the event interrupt factor, read bits 17 and 18 of the RIST register.

Bit 17 (ISPO) = 1: +DR signal input changes. Bit 18 (ISMD) = 1: -DR signal input changes.

To check the operation status, read bits 3-0 (CND) of the REST register.

0001: Waiting for DR signal input

To check $\pm DR$ signal status, read bits 11-12 of the RSTS register.

Bit 11 (SDRP) = 0: +DR signal OFF, 1: +DR signal ON Bit 12 (SDRM) = 0: -DR signal OFF, 1: -DR signal ON

RE 31	EN۱	/1]			(V	/RI	TE) 24	
-	-	-	-	-	-	n	-	

RE 31	EN\	/1]			(V	VRI	TE) 24
-	Ι	-	-	n	-	-	-

	[RI 23	RQ]		(WRITE) 16				
	0	0	0	0	0	-	n	-	

[RI 23	ST]				(RE/	AD) 16	
0	0	0	0	-	n	n	-	




9.4.1 External Switch-Based Continuous Operation (MOD: 02HEX)

In this mode the chip generates pulses only when the DR switch is turned on. It operates in a designated pattern by generating pulses in plus direction when the +DR signal turns on, and in minus direction when the –DR signal turns on, after the start command is written. In this mode the EL signal in the moving direction stops the chip from generating pulses but does not restrict it to output in the reverse direction. Also, the error interrupt (INT output) does not occur. To cancel this mode, write the immediate stop command (49HEX).

If started for varied-speed operation, the chip decelerates and then stops pulse output when the DR input turns off. If the DR input turns on during deceleration in progress, the chip completes deceleration and then restarts to the new direction.

Typical operation procedure

- (1) Set the PE input at low level.
- (2) Set RFL, RFH, PUR, PDR and PMG registers (speed setting).
- (3) Set bits 6-0 (MOD) of the RMD (operation mode) register at 0000010.
- (4) Write the start command (50HEX to 53HEX).
- (5) Bits 3-0 (CND) of the RSTS (extension status) register will be set at 0001 (waiting for DR input). Under the condition, turn the +DR or –DR input pin on. The chip will start operating in the speed pattern designated by the start command until the DR input turns off.

9.4.2. External Switch-Based In-positioning (MOD: 56HEX)

In this mode in-positioning is made by the timing of turning the DR input from OFF to ON. At the start, the RMV register value is loaded in the inposition counter. When the DR input turns on, the chip generates pulses until the in-position counter counts down to 0. If the DR input turns off during pulse output in progress, it does not affect the pulse output. If started with the RMV register set at 0, the chip does not output any pulse and is placed in the immediate stop condition.

The +DR signal initiates pulse output in plus direction and the –DR signal, in minus direction. When the EL signal in the moving direction turns on, the chip stops generating pulses while outputting the error interrupt signal (INT).

9.5 Origin-Related Modes

The PCL6045 provides the following three origin-related modes:

Origin return mode

MOD: 10HEX for origin return in plus direction

MOD: 18HEX for origin return in minus direction

Origin escape mode

MOD: 12HEX for origin escape in plus direction

MOD: 1AHEX for origin escape in minus direction

Origin search mode

MOD: 15HEX for origin search in plus direction

MOD: 1DHEX for origin search in minus direction

For origin-related modes, ORG, EZ and/or ±EL inputs are used depending on the operation method.

The logic of ORG input signal is set by the RENV1 (environmental setting 1) register and the ORG pin status can be checked by reading the sub status (SSTSW) register.

The logic of EZ input signal is set by the RENV2 (environmental setting 2) register and the EZ pin status can be checked by reading the extension status (RSTS) register. The value the EZ counter counts to complete an origin return is set by the RENV3 (environmental setting 3) register.

The logic of ±EL input signals is set by the ELL input pin and the action (immediate stop or stop after deceleration) initiated at the time the EL signal turns on is selected by the RENV1 register. The pin status can be checked by reading the SSTSW.

To ORG and ±EL input signals, an input filter can be inserted by setting the RENV1 register.

To select the input logic of ORG signal, set bit 7 (ORGL) of [the RENV1 register.

7 7	EN۱	/1]			(V	VRI	TE) 0
n	-	-	-	-	-	-	-

0: Negative logic

1: Positive logic

To check the ORG signal status, read bit 14 (SORG) of SSTSW.

SSTSW]					(RE/	4D) 8	
-	n	-	-	-	-	-	-	

n | - | - | -

(WRITE)

0: ORG signal OFF

1: ORG signal ON

To select the input logic of EZ signal, set bit 23 (EZL) of the [RENV2] RENV2 register.

0: Falling edge

1: Rising edge

To set the EZ counter value, write the value (counting value – 1) to bits 7-4 (EZD3-0) of the RENV3 register in a range of 0 to 15. The chip will output pulses in the number written to these bits before completing an origin return.

	[RE 7	EN۱	/3]			(V	VRI	TE) 0	
	n	n	n	n	-		-	-	

(READ)

(WRITE)

(WRITE)

[RSTS]

[RENV1]

[SSTSW]

-|-|n|n

15

To check the EZ signal status, read bit 10 (SEZ) of the RSTS register.

0: EZ signal OFF

1: EZ signal ON

To select the input logic of ±EL signals, set the ELL input pin. Low level: Positive logic High level: Negative logic

To select the action initiated by +EL or -EL signal turning on, set bit 3 (ELM) of the RENV1 register.

0: Immediate stop

1: Stop after deceleration

To check the \pm EL signal status, read bits 12 (SPEL) and 13 (SMEL) of SSTSW.

SPEL = 0: +EL signal OFF SPEL = 1: +EL signal ON SMEL = 0: -EL signal OFF SMEL = 1: -EL signal ON

To insert the \pm EL and ORG input filter, set bit 26 (FLTR) of the RENV1 filter at 1. If the filter is inserted, signals of pulsewidths shorter than 4µs are ignored.

[RENV1]					(V	VRI	TE) 20	_
_	n	_	_	_	_	_	_	

9.5.1 Origin Return Operation

In the origin return mode the start command lets the chip continue generating pulses until the condition to complete an origin return is satisfied.

MOD: 10HEX: Origin return in plus direction

18HEX: Origin return in minus direction

The counter can be reset and the ERC (deviation counter clear) signal can be output at the time of origin return completion. The basic origin return method and the presence of counter reset at origin return completion are set by the RENV3 register. The presence of ERC signal output is set by the RENV1 register. For details on the ERC signal, refer to "11.6.2 ERC Signal."

To select the origin return method, set bits 3-0 (ORM3-0) of the RENV3 register as follows:

0000: Origin return operation 0

ORG signal turning from OFF to ON causes immediate stop (stop after deceleration in varied-speed operation).

[RE 7		(V	VRI	TE) 0			
-	-	-	-	n	n	n	n

The counter is reset upon ORG signal turning from OFF to ON

0001: Origin return operation 1

ORG signal turning from OFF to ON causes immediate stop (stop after deceleration in varied-speed operation), then the chip generates pulses until the ORG signal turns from ON to OFF and after the signal turns off, it generates pulses at the RFA rate in initial direction and immediately stops when the ORG signal turns from OFF to ON again. The counter is reset upon the ORG signal turning from OFF to ON.

0010: Origin return operation 2

In constant-speed operation, the chip immediately stops pulse output upon the EZ counter counting up to the preset value after the ORG signal turns from OFF to ON.

In varied-speed operation, the chip decelerates pulse output when the ORG signal turns from OFF to ON and stops immediately upon the EZ counter counting up to the preset value.

The counter is reset upon the EZ counter counting up to the preset value.

0011: Origin return operation 3

In constant-speed operation, the chip immediately stops pulse output upon the EZ counter counting up to the preset value after the ORG signal turns from OFF to ON.

In varied-speed operation, the chip decelerates and stops pulse output upon the EZ counter counting up to the preset value after the ORG signal turns from OFF to ON.

The counter is reset upon the EZ counter counting up to the preset value.

0100: Origin return operation 4

The chip immediately stops pulse output (stops after decerlation in varied-speed operation) upon the ORG signal turning from OFF to ON and then generates pulses in reverse direction at the RFA rate before immediate stop again upon the EZ counter counting up to the preset value.

The counter is reset upon the EZ counter counting up to the preset value.

0101: Origin return operation 5

[RENV3] (WRITE) 7 0 - - - - n n n n

The chip immdiately stops pulse output (stops after deceleration invaried-speed operation) upon the

ORG signal turning from OFF to ON and then generates pulses in reverse direction before immed-ate stop (stop after deceleration in varied-speed operation) upon the EZ counter counting up to the preset value.

The counter is reset when the EL signal turns off.

0110: Origin return operation 6

The chip immediately stops pulse output (stops after deceleration if ELM = 1) upon the EL signal turning ON and then generates pulses in reverse direction at the RFA rate before immediate stop again upon the EL signal turning off.

The counter is reset when the EL signal turns off.

0111: Origin return operation 7

The chip immediately stops pulse output (stops after deceleration if ELM = 1) and then generates pulses in reverse direction at the RFA rate before immediate stop again upon the EZ counter counting up to the preset value.

The counter is reset at the immediate stop upon the EZ counter counting up to the preset value.

1000: Origin return operation 8

The chip immediately stops pulse output (stops after deceleration if ELM = 1) and then generates pulses in reverse direction before immediate stop again (stop after deceleration in varied-speed operation) upon the EZ counter counting up to the preset value. The counter is reset upon the EZ counter counting up to the preset value.

1001: Origin return operation 9

After performing origin return operation 0, the chip generates pulses to return to 0 point, that is, until the counter 2 counts down to 0.

1010: Origin return operation 10

After performing origin return operation 3, the chip generates pulses to return to 0 point, that is, until the counter 2 counts down to 0.

1011: Origin return operation 11 After performing origin return operation 5, the chip generates pulses to return to 0 point, that is, until the counter 2 counts down to 0.

1100: Origin return operation 12

After performing origin return operation 8, the chip generates pulses to return to 0 point, that is, until the counter 2 counts down to 0.

To select the counter which is reset at the completion of origin return, sets bits 23-20 (CU4R-1R) of the RENV3 register.



CU1R (bit 20) = 1: Counter 1 (command position) is reset.

CU2R (bit 21) = 1: Counter 2 (mechanical position) is reset.

CU3R (bit 22) = 1: Counter 3 (deviation) is reset.

CU4R (bit 23) = 1: Counter 4 (multi-purpose) is reset.

To automatically output the ERC signal or not, set bit 11 (EROR) of the RENV1 register.



1: ERC signal is output at the completion of origin return.



9.5.1.1 Origin Return Operation 0 (ORM = 0000)

Constant-Speed Operation [Sensor: EL (ELM = 0), ORG]



Varied-Speed Operation [Sensor: EL (ELM = 0), ORG]

Though it does not return to the origin position even at normal stop, the value of counter 2 (mechanical position) is reliable



Varied-Speed Operation [Sensor: EL (ELM = 1), ORG]

Though it does not return to the origin position even at normal stop, the value of counter 2 (mechanical position) is reliable



Varied-Speed Operation [Sensor: EL (ELM = 1), SD (SDM = 0, SDLT 0), ORG]



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return.





ORG ΕZ



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return.

Abnormal stop

Action 3



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return.



9.5.1.6 Origin Return Operation 5 (ORM = 0101)

9.5.1.7 Origin Return Operation 6 (ORM = 0110) Constant-speed Operation [Sensor: EL]



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return. The ERC signal is also output at \bigotimes position if bit 10 (EROE) of the RENV1 register is set at 1 and bit 3 (ELM), at 0.



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return. The ERC signal is also output at \times position if bit 10 (EROE) of the RENV1 register is set at 1 and bit 3 (ELM), at 0.









9.5.1.13 Origin Return Operation 12 (ORM = 1100)



Note: @ position is the ERC signal output timing with "automatic output of ERC signal" made valid at the stop of origin return. The ERC signal is also output at position if bit 10 (EROE) of the RENV1 register is set at 1 and bit 3 (ELM), at 0.

9.5.2 Origin Escape Mode

After the start command is written, the chip continues generating pulses until it escapes from the origin (ORG signal ON status). <u>Be sure to write the start command for constant-speed operation to start the chip in the origin escape mode.</u>

If the start command is written with the ORG signal OFF, the chip does not generate any pulse and is placed in the normal stop condition. If the chip is started at the constant speed with the ORG signal ON, it continues generating pulses and when the ORG signal turns off, it immediately stops generating pulses after outputting one pulse (normal stop).

MOD: 12HEX for origin escape in plus direction

1AHEX for origin escape in minus direction

9.5.3 Origin Search Mode

The origin search mode is the mode providing an additional function to the origin return mode. It enables an origin return in any of the following three ways.

(1) "Origin Return" in reverse direction to the designated direction

The chip is placed in the normal stop condition when it stops due to the ORG singal turning ON after the start command is written.

(2) "Origin Escape by In-positioning" in reverse direction to the designated direction

If the ORG signal is ON at the start, the chip escapes from the origin by in-positioning and then starts origin return operation.

(3) "Origin Return" in the designated direction If the EL signal in the moving direction stops the chip from generating pulses, it performs "origin return (in the way of ORM = 0000)" in reverse direction and "origin escape by in-positioning" and then performs "origin return" again in the designated direction.

At the time of "origin escape by in-positioning" the chip repeatedly performs in-positioning operation by generating pulses in the number written in the RMV (target position) register until it escapes from the origin. Write a positive value (1 to 134,217,727) to the RMV register.

MOD: 15HEX for origin search in plus direction

1DHEX for origin search in minus direction



Constant-speed Operation [Sensor: EL, ORG]



Varied-speed Operation [Sensor: EL, ORG]

Though it does not return to the origin position even at normal stop, the value of counter 2 (mechanical position) is reliable



9.6 EL or SL Operation Mode

The EL or SL (soft limit) operation mode enables the following operation.

MOD: 20HEX to move to the EL or SL position in plus direction 28HEX to move to the EL or SL position in minus direction 22HEX to escape from the EL or SL position in plus direction

2AHEX to escape from the EL or SL position in minus direction The input logic of ±EL signals is set by the ELL input pin and the action (immediate stop or stop after deceleration) initiated by the EL signal ON is selected by the RENV1 (environmental setting 1) register. The pin status can be checked by reading the sub status (SSTSW).

For setting of SL (soft limit), refer to "11.11.2 Soft Limit Function."

To select the input logic of ±EL signals, set the ELL input pin. Low level: Positive logic High level: Negative logic

To select the action initiated by the EL signal ON, set bit 3 (ELM) of the REVN1 register.

0: Immediate stop

1: Stop after deceleration

To check the \pm EL signal status, read bits	12 (SPEL) and 13 (SMEL) of SSTSW.
SPEL = 0: +EL signal OFF	SPEL = 1: +EL signal ON
SMEL = 0: -EL signal OFF	SMEL = 1: -EL signal ON

To insert the \pm EL input filter, set bit 26 (FLTR) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidth shorter than 4µs are ignored.

9.6.1 Moving to EL or SL Position

The chip generates pulses until the EL or SL signal turns on, and is then placed in the normal stop condition. If the start command is written with the EL or SL signal ON, the chip does not generate any pulse and is placed in the normal stop condition. If started with both EL and SL signals OFF, the chip stops generating pulses when the EL or SL signal turns on (normal stop).

MOD: 20HEX for moving to +EL or -SL position 28HEX for moving to -EL or -SL position

9.6.2 Escape from EL or SL Position

The chip generates pulses until the EL or SL signal turns off. If the start command is written with both EL and SL signals OFF, the chip does not generate any pulse and is placed in the normal stop condition. If started with both EL and SL signals ON, the chip generates pulses until the EL or SL signal turns on.

MOD: 22HEX for escape from -EL or -SL position

2AHEX for escape from +EL or +SL position

9.7 EZ Count-Based Mode

In this mode the chip generates pulses until the EZ signal is counted in the number written in the RENV3 register (EZD setting value – 1).

MOD: 24HEX for operation in the preset number of EZ signals in plus direction

2CHEX for operation in the preset number of EZ signals in minus direction After the start command is written, the chip immediately stops generating pulses or stops after deceleration when the EZ signal is counted in the preset number. The setting range of counting EZ signals is 1 to 16. For this mode, use the start command for constant-speed operation (50HEX or 51HEX). If started for the varied-speed operation, counting the EZ signal in the preset number lets the chip start deceleration before stop, thereby going beyond the EZ position.

The input logic of EZ signal is set by the RENV2 (environmental setting 2) register and the number of counting EZ signals is set by the RENV3 (environmental setting 3) register. The pin status can be checked by reading the extension status (RSTS).

To select the input logic of EZ signal, set bit 23 (EZL) of the RENV2 register.

- 0: Falling edge
- 1: Rising edge

To select the number of counting EZ signals, set bits 7-4 (EZD3-0) of the RENV3 register at a value of (counting number - 1) in a range of 0 to 15. The number will be used as a condition to complete an origin return.

To check the EZ signal status, read bit 10 (SEZ) of the RSTS register.

- 0: EZ signal OFF
- 1: EZ signal ON

9.8 Interpolation

9.8.1 Interpolation

Besides independent operation of each axis, the chip provides the following interpolation modes.

MOD: 60HEX for continuous linear operation 1 among two to four axes 61HEX for linear interpolation 1 among two to four axes 62HEX for continuous linear interpolation 2 among one to four axes 63HEX for linear interpolation 2 among one to four axes 64/65HEX for circular interpolation between two axes in CW/CCW

Like in the linear interpolation, the chip generates pulses for plural axes at a preset ratio but in the continuous linear interpolation it starts and stops based on start and stop commands like in the continuous operation mode. The linear interpolation 1 is used for interpolation among two to four axes of the chip. The linear interpolation 2 is used for linear interpolation among five or more axes of two or more chips. The axes which are not subjected to interpolation can be independently operated.

The interpolation setting condition and the operation status can be checked by reading the RIPS (interpolation status) register. The RIPS register is a common register to all axes and, therefore, the content is same if it is read from any axis.

Write the start or stop command to all interpolation axes by setting SELx to SELu of COMB1.

The chip allows combination of the following interpolations.

- (1) Linear interpolation 1 between two axes
- (2) Linear interpolation 1 among three axes
- (3) Linear interpolation 1 among four axes
- (4) Circular interpolation between two axes
- (5) Linear interpolation 1 between two axes and circular interpolation between two axes

Independent operation or linear interpolation 2 can be applied to the axes which are not used for interpolations (1) to (5).

9.8.2 Interpolation Control Axis

For circular interpolation and linear interpolation 1, the speed is set for one axis which is called the interpolation control axis. It is defined in the order of X, Y, Z and U axes among those used for interpolation. If circular interpolation and linear interpolation 1 are done simultaneously, two axes are interpolation control axes. In linear interpolation 2, each concerned axis is interpolation control axis.

No.	Interpolation	Interpolation control axis
1	Linear interpolation 1 among X, Y, Z and U axes	Х
2	Linear interpolation 1 among X, Y and Z axes	Х
3	Linear interpolation 1 among Y, Z and U axes	Y
4	Linear interpolation 1 between Y and U axes	Y
5	Circular interpolation between X and U axes	Х
6	Circular interpolation between X and Z axes and linear interpolation 1 between Y and U axes	X for circular interpolation Y for linear interpolation 1

Relation between Interpolation and Interpolation Control Axis

9.8.3 Composite Speed Constant Control

This function is to keep constant the composite speed of the axes to which linear interpolation 1 and circular interpolation are applied. This function is not available for linear interpolation 2.

To effect the function, set the bit 15 (MIPF) of the RMD (operation mode) register of the axes to which the composite speed constant control is applied at 1. In the same interpolation mode, the time to the next output is multipled by $\sqrt{2}$ if pulse output is simultaneously done to two axes among these of which MIPF is set at 1, multiplied by $\sqrt{3}$ if pulse output is simultaneously done to three axes. The composite speed constant control are available for two or three axes. If the MIPF of four axes is set at 1 in linear interpolation 1 among four axes. The time to the next output is multiplied by $\sqrt{3}$ when pulse output is simultaneously done to four axes.

The speed (FH or FL) of the interpolation control axis becomes the composite speed when the composite speed constant control is made valid by setting MIPF at 1. SRUN, SEND and SERR of the main status (MSTSW) register of interpolation axes change similarly. Also, only data of the interpolation control axis is effective for RSPD (speed monitor) register. However, in linear interpolation 2, the speed of the main axis is read.

9.8.4 Linear Interpolation 1

In the linear interpolation (MOD: 61HEX), interpolation among desired two to four axes of the chip is made. If started with only one axis designated for interpolation, an error results (ESDT: stop due to abnormal operation data). After setting the interpolation control axis at the operation speed, set the RMD register of all concerned interpolation axes for the composite speed constant control and write the ending position to the RMV register. The moving direction depends on the sign of RMV register.

The axis providing a maximum moving amount (the highest absolute value of RMV register) is automatically made the main axis and other axes become slave axes.

When the start command is written, the chip generates pulses constantly to the main axis and intermittently to slave axes (with pulses omitted in some intervals from those of the main axis). Write the start command to all interpolation axes.

In the continuous linear interpolation 1 (MOD: 60HEX), the chip generates pulses at the same timing as in the linear interpolation 1 but does not stop until the stop command is written.

Setting Sample

Set the chip as shown on the table below and write the start command (e.g. 0751_{HEX}) to all interpolation axes. The chip will generate pulses at the timing shown below. If data is written in the blank field on the table, it does not give any effect to the operation.



9.8.5 Linear Interpolation 2

The linear interpolation 2 (MOD: 63_{HEX}) is mainly used for linear interpolation among five or more axes selected from plural chips. Use the simultaneous start signal ($\overline{\text{CSTA}}$) for interpolation between plural chips. For details on the $\overline{\text{CSTA}}$ signal, refer to "11.7 External Start/Simultaneous Start."

The axis providing the largest moving amount among interpolation axes is made the main axis and other axes are slave axes. Set the RIP register of all axes including the main axis at the value of RMV register of main axis. Set the RMV register of slave axes at their respective ending position. Set speed data (RFL, RFH, RUR, RDR, RMG, RDP, RUS and RDS) of slave axes at the same values as the main axis. The moving direction depends on the sign of RMV register value.

After setting bits 19-18 (MSY) of the RMV (operation mode) register of interpolation axes at 01, write the start command to make the chips ready for CSTA signal input. Then, send the CSTA signal to start all concerned chips generating pulses simultaneously. The main axis generates pulses constantly and slave axes intermittently generate pulses (with pulses omitted in some intervals from those of the main axis).

In the continuous linear interpolation 2 (MOD: 62HEX), pulses are output at the same timing as in the linear interpolation 2 but operation does not stop until the stop command is written.

Setting Sample

(1) Connect chips A and B through $\overline{\text{CSTA}}$ pin.



- (2) Set chips A and B as shown on the table below. (RMD is set for starting with CSTA signal input.
- (3) Write the start command to all axes (0951HEX for chip A and 0651HEX for chip B).

(4) Write the CSTA signal input command (06_{HEX}) to the X axis of chip A. Then, these chips will generate pulses at the timing shown below.

	Chi	рА	Chi	pВ
	X axis U axis		Y axis	Z axis
RMD	00040063нех	00040063нех	00040063нех	00040063нех
RMV value	8	5	2	10
RIP value	10	10	10	10
Operation speed	1000pps	1000pps	1000pps	1000pps
Main/slave axis	Slave	Slave	Slave	Main



Accuracy of Linear Interpolation

As shown at the right, linear interpolation is made from the present coordinates to the ending coordinates. Accuracy of the position to the designated straight line for linear interpolation is ± 0.5 LSB max. in the whole interpolation range.



9.8.6 Circular Interpolation

The chip can perform circular interpolation in CW direction (MOD: 64HEX) or in CCW direction (MOD: 65HEX) between two desired axes. If one, three or four axes are designated for circular interpolation, data setting error occurs at the start. In circular interpolation, the present position is the starting point (coordinates 0, 0) irrespective of values of counters 1 to 4.

After setting the speed of the interpolation control axis, set the composite speed constant control (MIPF of RMD register) to ON or OFF and set the RMV register at the value of ending position and the RIP register at the value of the center position, with each axis. If the ending position of both axes is 0 (starting point), the result is a complete round.

The composite speed in circular interpolation is the speed (FL or FH) of the interpolation control axis if the composite speed constant control of both axes is set to ON (MIPF = 1). The start command should be written to both axes.

Setting Sample

Set the chip as shown on the table below and write the start command to both axes. Operation results will be as illustrated.

Action	A		В		С		D	
INO.	X axis	Y axis	X axis	Y axis	X axis	Y axis	X axis	Y axis
MOD		64HEX (circular interpolation in CW direction)						
MIPF		1 (composite speed constant control ON)						
RMV value	0	0	100	100	200	0	100	-100
RIP value	100	0	100	0	100	0	100	0
Operation result	Comple	te round	Circul of S	ar arc 90°	Circul of 1	ar arc 80°	Circul of 2	ar arc 70°



In the case of circular interpolation, it is complete at the position where an axis reaches the ending position in the ending quadrant and does not come to the designated coordinates. If in-positioning operation (MOD: 41HEX) is executed after completing circular interpolation by writing the restart command to output remaining pulses, it moves from the ending point of circular interpolation to the ending point coordinates.

If the ending point of circular interpolation is in any area filled with slant lines, it does not stop and endlessly rotates.

Accuracy of Circular Interpolation

Circular interpolation is made from the present coordinates to the ending coordinates while drawing a circular arc. Accuracy of the position to the designated circular arc is ± 0.5 LSB in the whole interpolation range. The figure at the right is a sample where a complete round with a radius of 11 is drawn.



•: Interpolation locus Solid line: Round with a radius of 11 Dotted line: Round with a radius of 11 ± 0.5

9.8.7 Operations Available on the Way of Interpolation

Acceleration/Deceleration

For linear interpolation, linear or S-curve acceleration and deceleration, as well as automatic ramping-down point setting, are available. For circular interpolation, acceleration and deceleration cannot be executed.

Error-initiated Stop

If any interpolation axis stops due to error, all other interpolation axes stop correspondingly (SERR = 1). The error axis can be judged by reading the REST (error stop factor) register.

SD Input

If the SD input is made valid by setting bit 8 (MSDE) of the RMD register at 1, all interpolation axes decelerate or stop after deceleration when the SD pin of any of interpolation axes turns on.

Idling Control

Acceleration is not made if any of interpolation axes is in the idling range.

Correction Function

Backlash correction and slip correction are not available during interpolation. Set the correction function to OFF by setting bit 13-12 of the RENV6 register at 00.

Continuous Interpolation

Use of preregister enables continuous interpolation. For a setting sample of continuous interpolation using preregister, refer to "11.14.1 Starting by Stop of Other Axis."

10.1 Speed Patterns

10.1.1 Constant-speed Operation at FL Rate



In in-positioning mode

- ① The start command (50HEX) for constant-speed operation at FL rate is written.
- ② The in-positioning counter counts down to 0, the immediate stop command (49HEX), or the stop-after-deceleration command (4AHEX) is written.

10.1.2 Constant-speed Operation at FH Rate



In continuous mode

- The start command (51HEX) for constant-speed operation at FH rate is written.
- The immediate stop command (49HEX) is written.
 If the stop-after-deceleration command (4AHEX) is written, deceleration starts.

In in-positioning mode

- The start command (51HEX) for constant-speed operation at FH rate is written.
- ② The in-positioning counter counts down to 0 or the immediate stop command (49HEX) is written. If the stop-after-deceleration command (4AHEX) is written, deceleration starts.

10.1.3 Varied-speed Operation 1



In in-positioning mode

- ① The start command (52HEX) for varied-speed operation 1 is written.
- ② The ramping-down point is reached or the stop-after-deceleration command (4AHEX) is written.

In in-positioning operation using the start command (52_{HEX}) for variedspeed operation 1, ramping-down point setting is limited to manual setting irrespective of setting of bit 13 (MSDP) of the RMD register. If the ramping-down point is set at 0 (RDP = 0), it stops immediately.

If the immediate stop command (49HEX) is written, it stops immediately.

10.1.4 Varied-speed Operation 2



In continuous mode

 The start command (53HEX) for varied-speed operation 2 is written.

② The stop-after-deceleration command (4AHEX) is written.

If the immediate stop command (49HEX) is written, it stops immediately without deceleration.

In in-positioning mode

- 1 The start command (53HEX) for varied-speed operation 2 is written.
- ② The ramping-down point is reached or the stop-after-deceleration command (4AHEX) is written.

If the ramping-down point is manually set (MSDP of RMD = 1), and the ramping-down point is set at 0 (RDP = 1), it stops immediately.

If the stop-after-deceleration comand (49HEX) is written it stops immediately.

10.2 Setting Speed Pattern

To set a speed pattern, use the registers (or preregisters) listed on the table below. If the setting is the same as previous, you do not need to rewrite.

Register	Content	Bit length	Setting range	Pre- register
RMV	In-positioning amount	28	–134,217,728 (8000000нех) to 134,217,727 (7FFFFFFнех)	PRMV
RFL	Initial (or low) speed	16	1 to 65,535 (0FFFFнех)	PRFL
RFH	Operation (or high) speed	16	1 to 65,535 (0FFFFнех)	PRFH
RUR	Acceleration rate	16	1 to 65,535 (0FFFFнех)	PRUR
RDR	Deceleration rate*	16	0 to 65,535 (0FFFFнех)	PRDR
RMG	Speed multiplication factor	12	2 to 4,095 (0FFFFнех)	PRMG
RDP	Ramping-down point	24	0 to 16,777,215 (0FFFFFFнех)	PRDP
RUS	S-curve acceleration range	15	0 to 32,767 (7FFFнех)	PRUS
RDS	S-curve deceleration range	15	0 to 32,767 (7FFFHEX)	PRDS

* If the RDR register is set at 0, the acceleration rate written to the RUR register is used for deceleration.

Sites to which register data are applied for acceleration and deceleration



10.2.1 RFL: FL Rate Setting Register, 16-bit

This register sets the speed of constant-speed operation at FL rate or the initial speed of varied-speed operation. The setting range is 1 to 65,535 (OFFFFHEX). The practical FL rate is the value obtained through the following equation:

FL rate (pps) = RFL x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

10.2.2 RFH: FH Rate Setting Register, 16-bit

This register sets the speed of constant-speed operation at FH rate or the high speed of varied-speed operation. The setting range is 1 to 65,535 (0FFFFHEX). The practical FH rate is the value obtained through the following equation:

FH rate (pps) = RFH x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

10.2.3 RUR: Acceleration Rate Setting Register, 16-bit

This register sets the acceleration rate in varied-speed operation. The setting range is 1 to 65,535 (0FFFFHEX). The setting value and acceleration time have the following relations:

In the case of linear acceleration (MSMD of RMD register = 0)

Acceleration time (s) = $\frac{(RFH - RFL) \times (RUR + 1) \times 4}{Reference clock frequency (Hz)}$

In the case of S-curve acceleration with no linear section (MSMD of RMD register = 1 and RUS register = 0)

Acceleration time (s) = $\frac{(RFH - RFL) \times (RUR + 1) \times 8}{Reference clock frequency (Hz)}$

In the case of S-curve acceleration with linear section (MSMD of RMD register = 1 and RUS register = 0)

Acceleration time (s) = $\frac{(RFH - RFL + 2 \times RUS) \times (RUR) + 1) \times 4}{Reference clock frequency (Hz)}$

10.2.4 RDR: Deceleration Rate Setting Register, 16-bit

Usually, this register sets the deceleration rate in varied-speed operation in a range of 1 to 65,535 (0FFFFHEX). If the ramping-down point is automatically set, the RDR register value is used as deceleration rate. If this RDR register is set at 0, the RUR register value is used for deceleration.

When setting the ramping-down point automatically, set so that:

The deceleration time is equal to, or shorter than, (acceleration time x 2) for the independent operation;

The deceleration time is equal to the acceleration time for the interpolated operation.

If the deceleration time is longer than (acceleration time x 2) in the independent operation or if it is longer than the acceleration time in the interpolated operation, the chip may not decelerate to the FL rate before stop. In such a case, therefore, set MSDP of the RMD register at 1 to effect the manual setting of ramping-down point. Ramping-down point automatically set with (deceleration time) \leq (acceleration time x 2).



Ramping-down point automatically set with (deceleration time) \geq (acceleration time x 2).



The setting value and deceleration time have the following relations:

In the case of linear deceleration (RSMD of RMD register = 0)

Deceleration time (s) = $\frac{(RFH - RFL) \times (PDR + 1) \times 4}{Reference clock frequency (Hz)}$

In the case of S-curve deceleration with no linear section (MSMD of RMD register = 1 and RDS register = 0)

Deceleration time (s) = $\frac{(RFH - RFL) \times (RDR + 1) \times 8}{Reference clock frequency (Hz)}$

In the case of S-curve deceleration with linear section (MSMD of RMD register = 1 and RDS register > 0)

Deceleration time (s) = $\frac{(RFH - RFL + 2 \times RDS) \times (RDR + 1) \times 4}{Reference clock frequency (Hz)}$

10.2.5 RMG: Multiplication Setting Register, 12-bit

This register sets the value by which the RFL and RFH register values are multiplied to provide the practical pulse output rate. The setting range is 2 to 4,095 (0FFFHEX). The higher the setting value, the coarser the setting rate; therefore, use the smallest possible multiplication. The setting value has the following relation with the multiplication.

 $Multiplication = \frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

Multiplication	Range of output pulse rate in pps
0.1	0.1 to 6,553.5
0.2	0.2 to 13,107.0
0.5	0.5 to 32,767.5
1	1 to 65,535
2	2 to 131,070
5	5 to 327,675
10	10 to 655,350
20	20 to 1,310,700
50	50 to 3,276,750
100	100 to 6,553,500
	Multiplication 0.1 0.2 0.5 1 2 5 10 20 50 50 100

Typical Settings of multiplication with reference clock = 19.6608MHz

10.2.6 RDP: Ramping-down Point Setting Register, 24-bit

This register sets the value to determine the starting point of deceleration in acceleration/deceleration and in-positioning. Meaning of the value written to the RDP register differs depending on the ramping-down point setting method (MSDP) of the RMD register.

When MSDP of the RMD register is set at 1 (manual setting)

Set the deceleration starting point in the number of pulses in a range of 0 to 16,777,215 (0FFFFFHEX). An optimum value of the ramping-down point is obtained through the following equation.

(1) Linear deceleration (MSMD of RMD register = 0)

Optimum value (pulses) = $\frac{(RFH^2 - RFL^2) \times (RDR + 1)}{(RMG + 1) \times 32768}$

However, if triangular drive is done with the FH correction function OFF (MADJ of RMD register = 1) and with RFH register value not changed, an optimum value is obtained through the following equation. (If idling control is used, substitute the value obtained by subtracting the number of idling pulses from the RMV register value for the RMV in the equation below. The number of idling pulses is 1 to 6 when IDL of RENV5 = 2 to 7.)

Optimum value (pulses) = $\frac{\text{RMV x (RDR + 1)}}{\text{PUR + RDR + 2}}$

(2) S-curve deceleration with no linear section (MSMD of RMD register = 1 and RDS register = 0)

Optimum value (pulses) =
$$\frac{(RFH^2 - RFL^2) \times (RDR + 1) \times 2}{(RMG + 1) \times 32768}$$

(3) S-curve deceleration with linear section (MSMD of RMD register = 1 and RDS register > 0)

Optimum value (pulses) =

(RFH + RFL) x (RFH - RFL + 2 x RDS) x (RDR + 1) (RMG + 1) x 32768

Deceleration starts when the in-position counter value becomes equal to, or lower than RDP setting value.

When MSDP of RMD register is set at 0 (automatic setting)

The RDP register value offsets the automatically set ramping-down point. The setting range is -8,388,608 (80000HEX) to 8,388,607 (7FFFFFHEX). If the offset value is positive, deceleration starts earlier and after deceleration the chip generates pulses at the FL rate. If the offset value is negative, start of deceleration is delayed. If offset is not required, set the register at 0.

If the ramping-down point setting value is smaller than the optimum value, the chip stops generating pulses at a rate higher than the FL rate. On the contrary, if the value is larger than the optimum value, the chip performs constant-speed operation at the FL rate after deceleration.

10.2.7 RUS: S-curve Acceleration Range Setting Register, 15-bit

This register sets the S-curve acceleration section in a range of 1 to 32,767 (7FFFHEX). The S-curve acceleration section Ssu is obtained through the following equation:

Ssu (pps) = RUS x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

That is, S-curve acceleration is made in the sections from the FL rate to (FL rate + Ssu) and from the (FH rate – Ssu) to the FH rate. And linear acceleration is applied to the section in between. If the register is set at 0, a value obtained through internal calculation of (RFH – RFL)/2 is substituted, resulting in S-curve acceleration with no linear acceleration section.

10.2.8 RDS: S-curve Deceleration Range Setting Register, 15-bit

This register sets the S-curve deceleration section in a range of 1 to 32,767 (7FFHEX). The S-curve deceleration section SsD is obtained through the following equation:

SSD (pps) = RDS x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

That is, S-curve acceleration is made in the sections from the FH rate to (FH rate – SsD) and from (FL + SsD) to FL rate. If the register is set at 0, a value obtained through internal calculation of (RFH – RFL)/2 is substituted, resulting in S-curve deceleration with no linear acceleration section.

10.3 Manual FH Correction

If the FH correction function is made valid by setting MADJ of RMD register at 0, triangular drive can be avoided by automatically reducing the FH rate against less moving amount at the time acceleration/deceleration is applied for in-positioning. However, do not use the FH correction function if RUR and PDR registers are set to make the deceleration time longer than (acceleration time x 2).

To avoid triangular drive with the FH correction function made invalid by setting MADJ of the RMD register at 1, it is required to change the FH rate in advance. (If idling control is used, substitute the value obtained by subtracting the number of idling pulses from the RMV register value for the RMV in the equations below. The number of idling pulses is 1 to 6 when IDL of RENV5 register = 2 to 7.)



Maximum speed is automatically adjusted according to moving amount

For manual FH correction

(1) Linear acceleration/deceleration (MSMD of RMD register = 0)

When $RMV \le \frac{(RFH^2 - RFL^2) \times (RUR + RDR + 2)}{(RMG + 1) \times 32768}$

$$\mathsf{RFH} \le \sqrt{\frac{(\mathsf{RMG} + 1) \times 32768 \times \mathsf{RMV}}{\mathsf{RUR} + \mathsf{RDR} + 2}} + \mathsf{RFL}^2$$

(2) S-curve acceleration/deceleration with no linear section (MSMD of RMD register = 1, RUS register = 0 and RDS register = 0)

When RMV $\leq \frac{(RFH^2 - RFL^2) \times (RUR + RDR + 2) \times 2}{(RMG + 1) \times 32768}$ RFH $\leq \sqrt{\frac{(RMG + 1) \times 32768 \times RMV}{(RUR + RDR + 2) \times 2}} + RFL^2$ (3) S-curve acceleration/deceleration with linear acceleration section (MSMD of RMD register = 1, RUS register > 0 and RDS register > 0)

(3)-1. When RUS = RDS

• To shorten the linear acceleration/deceleration section

When
$$\text{RMV} \leq \frac{(\text{RFH} + \text{RFL}) \times (\text{RFH} - \text{RFL} + 2 \times \text{RUS}) \times (\text{RUR} + \text{RDR} + 2)}{(\text{RMG} + 1) \times 32768}$$

and $\text{RMV} > \frac{(\text{RUS} + \text{RFL}) \times \text{RUS} \times (\text{RUR} + \text{RDR} + 2) \times 8}{(\text{RMG} + 1) \times 32768}$
 $\text{RFH} \leq -\text{RUS} + \sqrt{(\text{RUS} - \text{RFL})^2 + \frac{(\text{RMG} + 1) \times 32768 \times \text{RMV}}{(\text{PUR} + \text{RDR} + 2)}}$

 To eliminate linear acceleration/deceleration section
 When RMV ≤ (RUS + RFL) x RUS x (RUR + RDR + 2) x 8 (RMG + 1) x 32768

Change to S-curve acceleration/deceleration with no linear acceleration/deceleration section (by setting RUS = 0, RDS =), then

$$\mathsf{RFH} \le \sqrt{\frac{(\mathsf{RMG} + 1) \times 32768 \times \mathsf{RMV}}{(\mathsf{RUR} + \mathsf{RDR} + 2) \times 2}} + \mathsf{RFL}^2$$

(3)-2. When RUS < RDS

• To shorten the linear acceleration/deceleration section When $RMV \leq \frac{(RFH+RFL) \times [(RFH-RFL) \times (RUR+RDR+2)+2 \times RUS \times (RUR+1)+2 \times RDS \times (RDR+1)]}{(RMC+1) \times 32768}$ and $RMV > \frac{(RDS+RFL) \times [RDS \times (RUR+2 \times RDR+3)+RUS \times (RUR+1)] \times 4}{(RMG+1) \times 32768}$

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{\mathsf{RUR} + \mathsf{RDR} + 2}$$

where, A = RUS x (RUR + 1) + RDS x (RDR + 1) B = [(RMG + 1) x 32768 x RMV – 2 x A x RFL + (RUR + RDR + 2) x RFL²] x (RUR + RDR + 2)

To eliminate linear deceleration section and shorten linear acceleration section

$$When RMV \leq \frac{(RDS + RFL) \times [RDS \times (RUR + 2 \times RDR + 3) + RUS \times (RUR + 1)] \times 4}{(RMG + 1) \times 32768}$$

$$and RMV > \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 32768}$$

Change to S-curve acceleration/deceleration with no linear acceleration/deceleration section by setting RUS > 0, RDS = 0, then

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{\mathsf{RUR} + 2 \times \mathsf{RDR} + 3}$$

where, A = RUS (RUR + 1) B = [(RMG + 1) x 32768 x RMV – 2 x A x RFL + (RUR + 2 x RDR + 3) x RFL²] x (RUR + 2 x RDR + 3)

To eliminate linear acceleration/deceleration

When
$$RMV \le \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 32768}$$

Change to S-curve acceleration/deceleration with no linear acceleration/deceleration by setting RUS = 0, RDS = 0, then

$$\mathsf{RFH} \le \sqrt{\frac{(\mathsf{RMG} + 1) \times 32768 \times \mathsf{RMV}}{(\mathsf{RUR} + \mathsf{RDR} + 2) \times 2}} + \mathsf{RFL}^2$$

(3)-3. When RUS > RDS

• To shorten linear acceleration/deceleration section When

$$\begin{split} RMV &\leq \frac{(\text{RFH}+\text{RFL}) \times [(\text{RFH}-\text{RFL}) \times (\text{RUR}+\text{RDR}+2) + 2 \times \text{RUS} \times (\text{RUR}+1) + 2 \times \text{RDS} \times (\text{RDR}+1)]}{(\text{RMG}+1) \times 32768} \\ \text{and } RMV &> \frac{(\text{RUS}+\text{RFL}) \times [\text{RUS} \times (2 \times \text{RUR}+\text{RDR}+3) + \text{RDS} \times (\text{RDR}+1)] \times 4}{(\text{RMG}+1) \times 32768} \\ \text{RFH} &\leq \frac{-\text{A} + \sqrt{\text{A}^2 + \text{B}}}{\text{RUR} + \text{RDR} + 2} \\ \text{where, } \text{A} = \text{RUS} \times (\text{RUR}+1) + \text{RDS} \times (\text{RDR}) + 1) \end{split}$$

- $B = [(RMG + 1) \times 32768 \times RMV 2 \times A \times RFL + (RUR + RDR + 2) \times RFL^2) \times (RUR + RDR + 2)$
- To eliminate linear acceleration section and shoten linear deceleration section

When
$$\text{RMV} \leq \frac{(\text{RUS} + \text{RFL}) \text{ X} [\text{RUS x} (2 \text{ x} \text{RUR} + \text{RDR} + 3) + \text{RDS x} (\text{RDR} + 1)] \text{ x 4}}{(\text{RMG} + 1) \text{ x 32768}}$$

and $\text{RMV} > \frac{(\text{RDS} + \text{RFL}) \text{ x RDS x} (\text{RUR} + \text{RDR} + 2) \text{ x 8}}{(\text{RMG} + 1) \text{ x 32768}}$

Change to S-curve acceleration/deceleration with no linear acceleration/deceleration by setting RUS = 0, RDS > 0, then

$$\mathsf{RFH} \le \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{2 \mathsf{x} \mathsf{RUR} + \mathsf{RDR} + 3}$$

where, A = RDS (RDR + 1)

B = [(RMG + 1) x 32768 x RMV – 2 x A x RFL + (2 x RUR + RDR + 3) x RFL²] x (2 x RUR + RDR + 3)

• To eliminate linear acceleration/deceleration section

When $\leq \frac{(\text{RDS} + \text{RFL}) \times \text{RDS} \times (\text{RUR} + \text{RDR} + 2) \times 8}{(\text{RMG} + 1) \times 32768}$

Change to S-curve acceleration/deceleration with no linear acceleration/deceleration section by setting RUS = 0, RDS = 0, then

 $\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG}+1) \times 32768 \times \mathsf{RMV}}{(\mathsf{RUR}+\mathsf{RDR}+2) \times 2}} + \mathsf{RFL}^2$

10.4 Setting Speed Pattern with Acceleration/Deceleration

To set, for example, the starting speed at 10 pps, the operation speed at 100 kpps and the acceleration/deceleration time at 300ms with the reference clock = 19.6608MHz.

- Select a multiplication of 2 times by setting the RMG register at 149 (95HEX).
- (2) Since a multiplication of 2 times is selected, set the RFH register at 50000 (C350HEX) to obtain the operation speed of 100 kpps.
- (3) Similarly, set the RFL register at 5 (0005HEX) to obtain the starting speed of 10 pps.
- (4) To make the acceleration/deceleration time 300ms, set the RUR register at 28.494 based on the relational expression of acceleration time and RUR setting value.

Acceleration/deceleration time (s) = $\frac{(\text{RFH} - \text{RFL}) \times (\text{RUR} + 1) \times 4}{\text{Reference clock frequency (Hz)}}$ $0.3 = \frac{(50000 - 5) \times (\text{RUR} + 1) \times 4}{19.6608 \times 10^6}$ RUR = 28.494

Since the RUR register can be set only at an integer, write 28 or 29 to the RUR register. Therefore, the practical acceleration/deceleration time is 295ms (with the RUR register set at 28) or 305ms (with the RUR register set at 29).

Sample of speed pattern with RUR = 29



10.5 Changing Speed Pattern during Operation in Progress

By writing new values to RFH, RUR, RDR, RUS and RDS registers, you can change speed and acceleration/deceleration patterns even during operation in progress. However, do not change these register values during operation in in-positioning mode with automatic ramping-down point setting (MSDP of RMD register = 0). If changed, the automatic ramping-down point setting function cannot follow the parameters.

Samples of speed pattern change with linear acceleration/deceleration



- ① A new RFH value written during acceleration is lower than the preset one and the chip performs deceleration to the new FH rate.
- (2), (3) A new value is written to the RFH register during operation at the FH rate and the chip accelerates or decelerates to the new rate.

Samples of speed pattern change with S-curve acceleration/deceleration



- ① A new RFH value written during acceleration is lower than the preset one. If the new FH rate is lower than the rate at the time, the chip performs S-curve deceleration to the new FH rate.
- (5) A new RFH value written during acceleration is lower than the preset one. If the new FH rate is equal to, or higher than the rate at the time, the chip performs acceleration to the new FH rate with no change made to S-curve characteristics.
- ④ A new RFH value written during acceleration is higher than the preset one. The chip performs acceleration to the preset FH rate with no change made to S-curve characteristics and then re-accelerates to the new FH rate.
- ②, ③ A new value is written to the RFH register during operation at the FH rate and the chip performs S-curve acceleration or decleration to the new FH rate.

11. Functions

11.1 Reset

After turning the power on, be sure to reset the chip before starting operation. To reset the chip, input more than eight cycles of reference clock during the time the RST pin is low level. Reset conditions (initial conditions) are as follows.

Items	Reset (Initial) Condition
Internal registers	0
Control command buffer	0
Axis designation buffer	0
Input/output buffer	0
INT pin	High level
WRQ pin	High level
IFB pin	High level
Pins D0 to D7	High impedance
Pins D8 to D15	High impedance
Pins P0x/y/z/u to P7x/y/z/u	Input pins
CSTA pin	High level
CSTP pin	High level
OUTx/y/z/u pins	High level
DIRx/y/z/u pins	High level
ERCx/y/z/u pins	High level
BSYx/y/z/u pins	High level
11.2 Overriding Target Position

The PCL6045 allows you to freely override (rewrite) the target position in two ways.

11.2.1 Target Position Override 1

Rewrite a desired target value to the RMV register. The value will override the preset one. The target position is changed referring to the starting position.

- If the value which is rewritten during acceleration or operation at the constant speed is beyond the previous one, the chip keeps the speed pattern to the new target position and then completes in-positioning.
- (2) If the value which is rewritten during deceleration is beyond the previous one, the chip accelerates anew from the decelerated position to the FH rate and then completes in-positioning from the new target position (new RMV register value).
- (3) If the value which is rewritten during operation at the constant speed or during deceleration is behind the previous one, the chip stops deceleration and then generates pulses in reverse direction and completes in-positioning from the new target position.



Acceleration and deceleration are available only in varied-speed operation. Also, the target position can be rewritten in any number of times until inpositioning is complete.

Precaution

If the deceleration time is made longer than (acceleration time x 2) in automatic ramping-down point setting, the chip may not perform deceleration to the FL rate (see figure below). In such a case, if the target position which is rewritten during deceleration is behind the initial one, the chip decelerates along the deceleration curve as shown by dotted line in the figure and after stopping at the FL rate, it completes in-positioning at the new target position. Due to this, overrun occurs in an amount from deceleration to stop (area filled with slant lines in the figure).



To avoid overrun, make the deceleration time shorter than (acceleration time x 2). If the deceleration time is over two times the acceleration time in automatic setting, set the ramping-down point in manual mode.

11.2.2 Target Position Override 2 (PCS Signal)

Set the MPCS bit of RMD (operation mode) register at 1 and start the chip generating command pulses. Then, you can perform in-positioning in the moving amount written in the RMV register by writing the command or at the timing the PCS input signal turns on.

The input logic of PCS signal can be changed and the pin status can be checked by reading the extension status (RSTS) register.

To make valid the PCS signal-based target position override, set bit 14 (MPCS) of the RMV register.



1: In-positioning will be done in the amount written in

the RMV register at the timing the PCS input signal turns on.

To select the input logic of PCS signal, set bit 24 (PCSL) of 3 the RENV1 register.

- 0: Negative logic
- 1: Positive logic

To check the PCS signal status, read bit 8 (SPCS) of the MRSTS register.

- 0: PCS signal OFF
- 1: PCS signal ON

You can use the operation command STAON in place of the PCS signal to obtain the same effect as the PCS signal turning on.

[RE 31	EN۱	/1]		(WRITE 24					
-	-	-	-	Ι	-	-	n		

[R 15	ST	S]			(RE/	۹D) 8	
-	-	-	-	-	-	-	n	

[Operation Command]

28нех

11.3 Output Pulse Control

11.3.1 Output Pulse Modes

The PCL6045 provides four types of common pulse modes and two types of 2-pulse modes.

In the common pulse mode, the chip generates command pulses from the OUT pin and outputs the direction signal from the DIR pin. In the 2-pulse mode, the chip generates plus direction pulses from the OUT pin and minus direction pulses from the DIR pin.

Select a desired command pulse output mode by setting bits 2-0 (PMD) of the RENV1 (environmental setting 2) register. If the motor driver using the common pulse mode takes some time to receive command pulses after the direction judgment signal changes, use the direction change timer. Also, by setting bit 28 (DTMF) of the RENV1 (environmental setting 1) register at 0, you can delay the start of operation by 0.2ms (the time the direction change timer operates) from the time the direction judgment signal changes.

To select a command pulse output mode, set bits 2-0 (WRITE) (PMD2-0) of the RENV1 register as follows.

	Operation in	plus direction	Operation in m	ninus direction
	OUT pin	DIR pin	OUT pin	DIR pin
000		(High)		(Low)
001		(High)		(Low)
010		(Low)		(High)
011		(Low)		(High)
100		(High)	(High)	
111		(Low)	(Low)	

To use the direction change timer, set bit 28 (DTMF) of the [RENV1] RENV1 register.

(WRITE)

0: ON

1: OFF

11.3.2 Output Pulsewidth Control and Operation-Complete Timing

You can expedite the stop timing by controlling the output pulsewidth. When the output pulse rate is lower than 1/8192 (approx. 2.4 kpps with reference clock = 19.6608MHz), the stop timing is 4096 cycles of reference clock (approx. 200μ s with reference clock = 19.6608MHz) with the pulsewidth constant. When the output pulse rate is higher than the above, the duty is constant (approx. 50%). By setting bit 13 (PDTC) of the RENV1 (environmental setting 2), you can make the output pulsewidth fixed to duty constant (approx. 50%).

Operation-complete timing can be changed by setting the METM bit of RMD (operation mode) register.

(1) Set the METM bit of RMD register at 0. The chip will complete operation after finishing the last output pulse cycle.



(2) Set the METM bit of RMD register at 1. The chip will complete operation at the time the last pulse turns off.



In this case, a minimum time, TMIN, from the end of last pulse to the start of the first pulse for the next operation is 14 times the reference clock (TMIN = $14 \times TCLK$).

To select the operation-complete timing, set bit 12 (METM) of the RMD register.



- 0: At the time the last output frequency cycle is complete
- 1: At the time the last pulse turns off

To select the output pulsewidth, set bit 31 (PDTC) of the RENV1 register.



- 0: Output pulsewidth constant or duty constant (approx.
- 50%) is automatically selected according to the rate of pulse output. 1: Output pulsewidth is fixed to duty constant (approx. 50%).

11.4 Idling Control

At the start of varied-speed operation, you can let the chip output idling pulses at the FL rate before starting acceleration. The number of idling pulses can be set by the IDL bit of RENV5 (environmental setting 5) register. When you do not use this function, set the bits at 0 or 1. Then, the chip will start accelerating upon outputting pulses. Accordingly, the rate at the start obtained from the cycle of first two pulses is higher than the FL rate.

To use the idling control function, set the IDL bits at 2 to 7. The chip will start acceleration upon outputting idling pulses in that number. Accordingly, the rate at the start is FL rate, thereby allowing you to set the FL rate at a value near the upper limit of self-starting frequency. If used in in-positioning mode, the function does not affect the total moving amount.

Number of idling pulses and acceleration start timing



To select the number of idling pulses, set bits 10-8 (IDL2-0) of the RENV5 register in a range of 0 to 7. Acceleration will start after outputting idling pulses in that number.

[RE 15	EN۱	/5]			(WRITE) 8				
-	-	-	-	-	n	n	n		

To check the value of idling control counter, read bits 22-20 (IDC2-0) of the RSPD register.

	[RS 23	SPE	D]			(RE/	4D) 16
	0	n	n	n	-	-	-	-

11.5 External Input Signals from Mechanical System

11.5.1 +EL and – EL Signals

When the end limit signal in the moving direction turns on during operation, the chip stops immediately or stops after deceleration. If the EL signal turns off thereafter, the chip keeps stopping. Also, if the start command is written with the EL signal ON, the chip cannot start in the same direction as the EL signal.

By setting the ELM bit of RENV1 (environmental setting 1) register, you can select an EL signal-initiated action, immediate stop or stop after deceleration (available only for varied-speed operation). Though the minimum pulsewidth of EL signal is 80 cycles of the reference clock (4 μ s) with the input filter set to ON, it can be made 2 cycles of the reference clock (0.1 μ s) by setting the input filter to OFF.

The EL signal can be checked by reading the sub status (SSTSW) and the interrupt EL signal, plus or minus, can be checked by reading the REST register. Though the EL signal is ignored in timer mode, it can be checked by reading the sub status (SSTSW).

The input logic of EL signals can be set by the ELL pin for each individual axis.

To select the input logic of \pm EL signals, set the ELL pin.

Low level: Positive logic High level: Negative logic

To select $\pm \text{EL}$ signal-initiated action, set bit 3 (ELM) of the RENV1 register.

7E	:N\	/1]			(V	VRI	1E) 0
-	-	-	-	n	-	-	Ι

[SSTSW]

[REST]

|-|n|n|-

|-|-|n|n

(READ)

(READ)

(WRITE)

_

0: Immediate stop

1: Stop after deceleration

To check the \pm EL signal status, read bits 12 (SPEL) and 13 (SMEL) of the SSTW.

SPEL = 0: +EL signal OFF SPEL = 1: +EL signal ON SMEL = 0: -EL signal OFF SMEL = 1: -EL signal ON

To check the interrupt EL signal, read bits 5 (ESPL) and 6 (ESML) of the REST register.

ESPL = 1: Stop by +EL signal ON ESML = 1: Stop by -EL signal ON



Note that EL signal-initiated operation may differ from the above in the origin return (9.5.1), origin search (9.5.3) and EL or SL operation mode (9.6). Refer to these sections for details.

11.5.2 SD Signal

The SD signal is ignored if the SD signal input is made invalid by setting the MSDE bit of the RMD (operation mode) register. With the SD signal input made valid, if the SD signal turns on during operation, the chip performs (1) deceleration, (2) latch and deceleration, (3) stop after deceleration or (4) latch and stop after deceleration, according to setting of SDM and SDLT bits of the RENV1 (environmental setting 1) register.

(1) Deceleration [bit 4 (SDM) = 0, bit 5 (SDLT) = 0]

In constant-speed operation, any SD signal is ignored. In varied-speed operation, the SD signal which turns on lets the chip decelerate to the FL rate. If the SD signal turns off during deceleration, the chip accelerates to the FH rate.

If the SD signal is on at the time the start command for varied-speed operation is written, the chip generates pulses at the FL rate and when the SD signal turns off, it accelerates to the FH rate.



(2) Latch and Deceleration [bit 4 (SDM) = 0, bit 5 (SDLT) = 1] In constant-speed operation, any SD signal is ignored. In varied-speed operation, the SD signal which turns on lets the chip decelerate to the FL rate. If the SD signal turns off after or during deceleration, the chip keeps the FL rate and does not accelerate to the FH rate. If the SD signal is on at the time the start command for varied-speed

If the SD signal is on at the time the start command for varied-speed operation is written, the chip generates pulses at the FL rate but does not accelerate to the FH rate if the SD signal turns off.



(3) Stop after Deceleration [bit 4 (SDM) = 1, bit 5 (SDLT) = 0]

In constant-speed operation, the SD signal which turns on stops the chip from generating pulses. In varied-speed operation, the SD signal which turns on lets the chip stop after decelerating to the FL rate. If the SD signal turns off during deceleration, the chip does not start but completes operation. When the SD signal stops the chip, the INT signal is output.



(4) Latch and Stop after Deceleration [bit 4 (SDM) = 1, bit 5 (SDLT) = 1] In constant-speed operation, the SD signal which turns on stops the chip from generating pulses. In varied-speed operation, the SD signal which turns on lets the chip stop after decelerating to the FL rate. If the SD signal turns off during deceleration, the chip does not accelerate to the FH rate.

If the SD signal is on at the time the start command is written, the chip does not start but completes operation. When the SD signal stops the chip, the \overline{INT} signal is output.



The input logic of SD signal can be changed. The latched condition is reset if the SD signal is off at the next start. Also, it is reset by setting the SDLT bit at 0.

Though the minimum pulsewidth of SD signal is 80 cycles of the reference clock (4.0μ s with reference clock = 19.6608MHz) with the input filter set to ON, it is made two cycles of the reference clock (0.1μ s) by setting the input filter to OFF.

The SD latch signal can be checked by reading the sub status (SSTSW), and the SD pin status can be checked by reading the extension status (RSTS) register. The REST register allows you to check whether the interrupt factor is SD signal or not.

To make the SD signal input valid or invalid, set bit 8 (MSDE) [RMD] 15 of the RMD register.

0: Invalid

1: Valid

(WRITE) To select the input logic of SD signal, set bit 6 (SDL) of the [RENV1] RENV1 register. |-|n|--

- 0: Negative logic
- 1: Positive logic

To select an action initiated by the SD signal, set bit 4 [RENV1] (SDM) of the RENV1 register. [_]_|_|n|_

- 0: Constant-speed operation at FL rate after deceleration
- 1: Stop after deceleration

To select the SD signal input mode, set bit 5 (SDLT) of the [RENV1] RENV1 register. -|-|n

- 0: Level input
- 1: Latch input (latch is reset when the SD input is off at the next start or by setting to level input.)

To check the SD latch signal, read bit 15 (SSD) of SSTSW. [SSTSW] (READ) 15

- 0: SD latch signal OFF
- 1: SD latch signal ON

To check the SD signal, read bit 15 (SDIN) of RSTS.

- 0: SD signal OFF
- 1: SD signal ON

To check the interrupt factor, read bit 10 (ESSD) of the [REST] 15 REST register. - | - | - | 0 | n | - | -

1: Stop after deceleration due to the SD signal which turns on.

To insert the SD input filter, set bit 26 (FLTR) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidth shorter than $4\mu s$ are disregarded.

[RENV1]	(WRITE)

n –

[RSTS]

|n|_|-

(WRITE)

(WRITE)

- - - -

(WRITE)

_

_

(READ)

(READ)

n

27							20
_	n	-	-	-	-	-	-

11.5.3 ORG and EZ Signals

These signals are effective in origin-related modes (origin return, origin escape and origin search) and EZ count-based termination mode. The operation mode and moving direction are set by the RMD (operation mode) register.

Since the ORG signal input is internally latched, you need not keep it on externally. The ORG latch signal is reset at the time of stop. Though the minimum pulsewidth of ORG signal is 80 cycles of the reference clock (4 μ s) the input filter set to ON, it can be made two cycles of the reference clock (0.1 μ s) by setting the input filter to OFF.

The input logic of ORG and EZ signals can be changed by setting the RENV1 (environmental setting 1) register. The ORG pin status can be checked by reading the sub status (SSTSW) and the EZ pin status can be checked by reading the extension status (RSTS) register.

For origin-related modes, refer to "9.5 Origin-related Modes."

Timing relation between ORG and EZ signals



- The EZ signal is counted if $t \ge 2 \ x \ TCLK$.
- The EZ signal may be counted or not if TCLK < t < 2 x TCLK.
- The EZ signal is not counted if t ≤ TCLK. TCLK: Reference clock cycle

001 0000: Origin return in plus direction

001 1000: Origin return in minus direction

001 0010: Origin escape in plus direction

001 1010: Origin escape in minus direction

001 0101: Origin search in plus direction

001 1101: Origin search in minus direction

010 0100: Pulse output in plus direction based on EZ count

010 1100: Pulse output in minus direction based on EZ count

To select the origin return method, set bits 3-0 (ORM3-0) of the RENV3 register. Refer to the section of RENV3 register for details.



To select the input logic of ORG signal, set bit 7 (ORGL) of the RENV1 register.



- 0: Negative logic
- 1: Positive logic

To check the ORG pin status, read bit 14 (SORG) of SSTSW.

0: ORG signal OFF

1: ORG signal ON

To enter the EZ counter value, set bit 7-4 (EZD3-0) of the RENV3 register. Set a number of (counting value – 1) in a range of 0 to 15. The chip will output pulses in that number before completing an origin return.

To select the input logic of EZ signal, set bit 23 (EZL) of the RENV2 register.

- 0: Falling edge
- 1: Rising edge

To check the EZ pin status, read bit 10 (SEZ) of the RSTS register.

- 0: EZ signal OFF
- 1: EZ signal ON

To insert the EZ input filter, set bit 26 (FLTR) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidth shorter than 4μ s are disregarded.

[SS 15	STS	w		(RE/	۹D) 8	
-	n	-	-	-	-	-	-

[RE 7	EN\	/3]			(V	VRI	TE) 0	
n	n	n	n	-	Ι	-	-	

[RE 23	EN۱	/2]			(V	VRI	TE) 16	
n	-	-	-	-	-	-	-	

[R 5	т	5]			(RE	۹D) 8	
-	-	-	-	-	n	-	-	

[RENV1] 27					(V	VRI	TE) 20	
-	n	-	-	-	-	-	-	

11.6 Servomotor Interface

11.6.1 INP Signal

The pulse-train input type servo driver has the built-in deviation counter which counts deviation between input command pulses and input feedback pulses. The servo driver controls the motor so that the deviation becomes 0. That is, the servomotor operates with some delay from command pulses and continues operating until the driver's deviation counter counts down to 0 if the control chip stops generating command pulses.

The PCL6045 can be set so that it judges completion of operation not at the time it completes outputting pulses but at the time it receives the inposition (INP) signal from the servo driver. If judgment of completion of operation is based on the INP signal input, the BSY signal, main status (bits 5 to 0 of MSTSW, stop condition) and extension status (CND3 to 0, operation status) are based on the INP signal.

The input logic of INP signal can be changed. Though the minimum pulsewidth of INP signal is 80 cycles of the reference clock (4µs with reference clock = 19.6608MHz) with the input filter set to ON, it can be made two cycles of the reference clock $(0.1 \mu s)$ by setting the input filter to OFF. The INP pin status can be checked by reading the RSTS (extension status) register.

To make INP signal-based completion of operation valid or invalid, set bit 9 (MINP) of the RMD register.

I	[RN 15	/ID]			(V	VRI	TE) 8
	-	-	-	-	-	-	n	-

0: INP signal does not cause any delay in completion of operation.

1: INP signal delays completion of operation (status, BSY).

To select the input logic of INP signal, set bit 22 (INPL) of the RENV1 register.

0: Negative logic

1: Positive logic

To check the INP signal status, read bit 16 (SINP) of the RSTS register.

0: INP signal OFF

1: INP signal ON

To insert the INP input filter, set bit 26 (FLTR) of the RENV1 register at 1. If the filter is inserted, signals of pulsewidth shorter than 4µs are ignored.

[RE 23	EN\	/1]			(V	/RI	TE) 16
-	n	-	-	-	-	-	-

[RS 23	STS	5]			(RE	4D) 16
	0	0	0	0	0	0	0	n

[R 27	EN\ ′	/1]			(V	VRI	TE) 20
-	n	-	-	-	-	-	I

11.6.2 ERC Signal

If the chip completes outputting command pulses, the servomotor operates until the servo driver's deviation counter counts down to 0. To immediately stop the servomotor without delay, the servo driver's deviation counter should be cleared.

The PCL6045 can output the ERC signal to clear the servo driver's deviation counter. The ERC signal is output as one-shot signal or level signal, which can be selected by the RENV1 (environmental setting 1) register. If the servo driver requires time for accepting command pulses after the ERC signal becomes high level (OFF), the time of the ERC signal OFF timer can be selected by setting the RENV1 register.



To output the ERC signal at the time of completing the origin return, set bit 11 (EROR) of the RENV1 (environmental setting 1) register at 1 (automatic ERC signal output). For ERC signal output timing, refer to the timing waveform of "9.5.1 Origin Return." To output the ERC signal when the EL, ALM or CEMG signal or the emergency stop command (05HEX) causes immediate stop, set bit 10 (EROE) of the RENV1 register at 1 (automatic ERC signal output). Note that if stop-after-deceleration is selected, the ERC signal is not output irrespective of EROE bit setting.

Also, the ERC signal can be output by writing the ERC output command (24HEX). The output logic of the ERC signal can be changed by setting RENV1 register and the ERC input status can be checked by reading the extension status (RSTS) register.

To automatically output ERC signal when EL, ALM or [RENV1] (WRITE) CEMG signal stops the chip, set bit 10 (EROE) of the RENV1 register.

0: No ERC output

1: ERC output

To automatically output ERC signal upon completing the [RENV1] origin return, set bit 11 (EROR) of the RENV1 register.

0: No ERC signal output

1: ERC signal output

To select the ERC signal output width, set bits 14-12 (EPW2-0) of the RENV1 register.

000: 12µs	101: 102µs	010: 408µs
011: 1.6ms	100: 13ms	101: 52ms
110: 104ms	111: Level outp	out

To select the output logic of ERC signal, set bit 15 (ERCL) of the RENV1 register.

0: Negative logic

1: Positive logic

To select the time of ERC signal OFF timer, set bits 17-16 (ETW1-0) of the RENV1 register.

00: 0µs	01: 12µs
10: 1.6ms	11: 104ms

To check the ERC signal status, read bit 9 (SERCR) of the RSTS register.

0: ERC signal OFF

1: ERC signal ON

The emergency stop command (05HEX, CMEMG: bit control command) lets the chip output the ERC signal.

The ERC output command (24HEX, ERCOUT: bit control command) turns the ERC signal on.

The ERC signal output reset command (25HEX, ERCRST: bit control command) turns the ERC signal off.

I	[RE 15	EN۱	/1]			(V	VRI	TE) 8	
	-	n	n	n	-	-	1	-	

(WRITE)

n – – – – – – –	15	EN\	/1]			(V	VRI	TE) 8
	n	-	-	-	-	-	-	-

[RE 23	EN\	/1]			(V	/RI	TE) 16	
-	-	-	-	-	-	n	n	

[RS 15		(RE/	۹D) 8			
0	-	-	-	-	-	n	-

[Bit Control Command]

[Bit Control Command]

[Bit Control Command]

11.6.3 ALM Signal

The chip can input the alarm (ALM) signal. If the ALM signal turns on during operation, the chip immediately stops generating pulses or stops after deceleration in the case of varied-speed operation. If the start command is written with the ALM signal ON, the chip does not generate any command pulse.

Though the minimum pulsewidth of ALM signal is 80 cycles of the reference clock (4µs with reference clock = 19.6608MHz) with the input filter set to ON, it is made two cycles of the reference clock (0.1µs) by setting the input filter to OFF. The input logic of ALM signal can be changed and the signal status can be checked by reading the sub status (SSTSW).

To select whether the ALM signal stops the chip immediately or after deceleration, set bit 8 (ALMM) of the RENV1 register.

0: Immediate stop

1: Stop after deceleration (available only for varied-speed operation)

To select the input logic of ALM signal, set bit 9 (ALML) of the RENV1 register.

<u>^.</u>	Magathya	India
U.	Negalive	IOOIC:
•••	110901110	10 910

1: Positive logic

To check the ALM signal status, read bit 11 (SALM) of SSTSW.

0: ALM signal OFF

1: ALM signal ON

To check whether the ALM signal is the interrupt factor or not, read bit 7 (ESAL) of the REST register.

1: ALM signal is the interrupt factor.

To insert the ALM input filter, set bit 26 (FLTR) of the RENV1 filter at 1. If the filter is inserted, signals of pulsewidth shorter than 4μ s are ignored.

I	[RE 15	EN۱	/1]			(V	VRI	TE) 8
	-	-	-	-	-	-	n	I

l	[SSTSW] 15					(RE/	۹D) 8
	-	-	-	-	n	-	-	-

[REST] 7					(RE/	۹D) 0
n	-	-	-	-	-	-	-

[RENV1] 27					(V	VRI	TE) 20	
-	n	-	-	-	I	-	-	

-	-	-	-	-	-	-	n

(WRITE)

[RENV1]

15

11.7 External Start/Simultaneous Start

11.7.1 CSTA Signal

Use of the CSTA pin enables the external signal to start the chips. Set bits 19-18 (MSY) of the RMD (operation mode) register at 01 in advance. Then, the chip will start at the timing when the CSTA pin becomes low level. For control of more than four axes, connect multiple chips via the CSTA pin, and the axes ready for CSTA input can be simultaneously started. In this case, the CSTA pin can output the start signal. The input logic of CSTA signal cannot be changed.

By setting the RIST (event interrupt factor) register, the INT signal can be output at the simultaneous start (CSTA input ON). By reading the RIST register, you can check the event interrupt factor. Also, by reading the extension status (RSTS) register, you can check the operation status (ready for CSTA input) and CSTA pin status.

Method for Simultaneous Start

Set bits 19-18 (MSY1-0) of the RMD register of concerned axes at 01. Write the start command to make the chips ready for CSTA input. Then, start the chips simultaneously in one of the following two ways.

- (1) Write the simultaneous start command. The $\overline{\text{CSTA}}$ pin will output a oneshot signal of the pulsewidth of eight cycles of reference clock (approx. 0.4μ s with reference clock = 19.6608MHz)
- (2) Input a hard signal from an external device. Input the hard signal after driving it with an open collector output (74LS06 or the like).

Also the CSTA signal input method, either level trigger input or edge trigger input can be selected. Note, however, that if the level trigger input is selected, writing the simultaneous start command with the CSTA pin at low level starts the chips immediately. Also, if the chips are connected via the CSTA pin, each axis can be started independently by writing the start command.

To cancel the $\overline{\text{CSTA}}$ input ready condition, write the immediate stop command (49HEX).

• Connection for simultaneous start of multiple chips



• Connection for simultaneous start of multiple chips by external signal



The external start signal should be one-shot signal of which the pulsewidth is four cycles of the reference clock (approx. 0.2μ s with reference clock = 19.6608MHz).

To make it ready for the $\overline{\text{CSTA}}$ signal input, set bits 19-18 (MSY1-0) of the RMD register.

[RN 23		(V	VRI	TE) 16			
_	-	I	-	n	n	-	-

01: The CSTA signal input starts the chips operating.

To select the \overline{CSTA} signal input type, set bit 18 (STAM) of	
the RENV1 register.	

0: Level trigger input

1: Edge trigger input

To check the CSTA signal status, read bit 5 (SSTA) of the RSTS register.

0: CSTA signal OFF

1: CSTA signal ON

To check the operation status, read bits 3-0 (CND) of the RSTS register.

0010: Waiting for CSTA input

To make the $\overline{\text{CSTA}}$ signal an event interrupt factor, set bit 18 (IRSA) of the RIRQ register.

1: CSTA signal which turns on lets the chip output the INT signal.

To check the event interrupt factor, read bit 19 (ISSA) of the RIST register.

1: Event interrupt factor is the CSTA signal which turns on.

The simultaneous start command (06HEX, CMSTA: operation command) lets each \overline{CSTA} pin output one shot pulse of the width of eight cycles of reference clock.

The start command (2AHEX, SPSTA: operaton command) to the \overline{CSTA} pin lets only the axis operate.

[23	EN\	/1]			(V	VRI	TE) 16
	-	-	-	-	-	n	-	-

[RS 7	STS	5]			(RE/	۹D) 0
-	-	n	-	-	_	-	-

[RS 7	STS	5]			(RE	۹D) 0)
	-	-	Ι	-	n	n	n	n	

[RIRQ]						(V	VRI	TE) 16	
-	-	—	-	-	n	n	n	n	

[RI 23	ST]				(RE	AD) 16	
0	0	0	0	n	-	-	-	

[Operation	Command]
06HEX	

[Operation Command]

11.7.2 PCS Signal

Essentially, the PCS pin is intended for use in target position override 2. But it can be made a pin to input the CSTA signal effective only for the axis by setting bit 30 (PCSM) of the RENV1 (environmental setting 1) register at 1 and bits 19-18 (MSY) of the RMD (operation mode) register at 01.

The input logic of PCS signal can be changed and the pin status can be checked by reading the extension status (RSTS) register.

To select the function of PCS signal, set bit 30 (PCSM) of the RENV1 register.

1: PCS signal is made the CSTA signal effective only for the axis.

To make the chip ready for CSTA input, set bits 19-18 (MSY1-0) of the RMD register.

01: CSTA signal which turns on starts the axis.

To select the input logic of PCS signal, set bit 24 (PCSL) of the RENV1 register.

- n	RE 31	EN\	/1]			(V	VRI	TE) 24
	-	n	-	-	-	-	-	-

[RN 23	ΛD]			(V	VRI	TE) 16	
-	-	-	-	n	n	-	١	

[RE 31	EN۱	/1]			(V	VRI	TE) 24	
-	-	-	-	-	-	-	n	

(READ)

[RSTS]

0: Negative logic

1: Positive logic

To check the PCS signal status, read bit 8 (SPCS) of the RSTS register.

0: PCS signal OFF

1: PCS signal ON

11.8 External Stop/Simultaneous Stop

Use of the $\overline{\text{CSTP}}$ pin enables the external signal to stop the chips. Set bit 24 (MSPE) of the RMD (operation mode) register at 1. Then, the chip will stop immediately or after deceleration at the timing when the $\overline{\text{CSTP}}$ pin becomes low level. Note that stop after deceleration is available only in varied-speed operation. In constant-speed operation, only immediate stop is available. The input logic of $\overline{\text{CSTP}}$ signal cannot be changed.

For control of more than four axes, connect multiple chips via the $\overline{\text{CSTP}}$ pin, and the axes ready for $\overline{\text{CSTP}}$ input can be simultaneously stopped. In this case, the $\overline{\text{CSTP}}$ pin can output the stop signal.

The INT signal can be output when the CSTP signal, which turns on, stops the operation. By reading the REST register, you can check the error interrupt factor. Also, by reading the extension status (RSTS) register, you can check the CSTP pin status.

Method for Simultaneous Stop

Set bit 24 (MSPE) of the RMD register of concerned axes at 1 and start. After then, you can simultaneously stop in any of the following two ways.

- (1) Write the simultaneous stop command. Each $\overline{\text{CSTP}}$ pin will output oneshot signal of pulsewidth of eight cycles of reference clock (approx. 0.4µs with reference clock = 19.6608MHz).
- (2) Input a hard signal from external circuit. Input the hard signal after driving with open collector output (74LS06 or the like).

If chips are connected via the CSTP pin, each axis can be stopped independently by writing the stop command.

• Connection for simultaneous stop of multiple axes



• Connection for simultaneous stop of multiple axes by external signal



The input signal should be one-shot signal of which the pulsewidth is longer than four cycles of reference clock (approx. 0.2μ s with reference clock = 19.6608MHz).

To make the $\overline{\text{CSTP}}$ input valid or invalid, set bit 24 (MSPE) $[R_3]^3$ of the RMD regiser.

[RN 31	ЛD]			(V	VRI	TE) 24
0	0	0	0	0	-	-	n

1: CSTP input causes immediate stop or stop after deceleration.

To select the way of stop due to the CSTP signal, set bit 19 [RENV1] (STPM) of the RENV1 register.

0: Immediate stop

1: Stop after deceleration

To check the CSTP signal status, read bit 6 (SSTP) of the RSTS register.

0: CSTP signal OFF

1: CSTP signal ON

To check the error interrupt factor, read bit 8 (ESSP) of the REST register.

1: CSTP signal which turns on stops the operation.

RSTS]	(READ)

(WRITE)

7	10	ני			(0	
-	n	-	-	-	-	-	-	

[REST] (READ)							
16		8					
	-	n					

To simultaneously stop, write the simultaneous stop command (07HEX, CMSTP: operation command). The CSTP pin will output one-shot pulse of the width of eight cycles of reference clock.

11.9 Emergency Stop

For emergency stop, the PCL6045 provides the CEMG input pin. If the CEMG signal becomes low level or if the emergency stop command is written during operation, all axes stop immediately. With the CEMG signal at low level, any axis cannot operate. The input logic of CEMG signal cannot be changed.

The $\overline{\text{INT}}$ signal is output when the $\overline{\text{CEMG}}$ signal turns on, causing an immediate stop and by reading the REST register, the error interrupt factor can be checked. Also, the $\overline{\text{CEMG}}$ pin status can be checked by reading the RSTS (extension status) register.

To check the \overline{CEMG} signal status, read bit 7 (SEMG) of the RSTS register.

[RS 7	STS	5]			(RE	۹D) 0	
n	-	-	-	-	-	-	-	

0: CEMG signal OFF

1: CEMG signal ON

To check the error interrupt factor, read bit 9 (ESEM) of the REST register.

1: CEMG signal which turns on causes emergency stop.

The emergency stop command (05_{HEX} , CMEMG: operation command) provides the same effect as the CEMG signal which turns on.



(READ)

-|n|-

[REST]

- - - - -

11.10 Counters

11.10.1 Types of Counters and Their Input Methods

Besides the in-position counter, the PCL6045 provides four internal counters for each axis to permit:

- Controlling command and mechanical positions
- Out-of-step detection using the counter 3 (deviation) and comparator
- Synchronzation signal output using counter 4 (multi-purpose) and comparator

The in-position counter has the absolute value of the RMV (target position) register loaded at the start in any operation mode and counts down at every pulse output. However, during execution of the target position override 2 with bit 14 (MPCS) of the RMD register (operation mode) set at 1, it does not count down until the PCS signal turns on.

While the input of counter 1 is limited to output pulses, the input of counters 2 to 4 can be selected as shown on the table below by setting the RENV3 (environmental setting 3).

	Counter 1	Counter 2	Counter 3	Counter 4
Name	Command position	Mecha. position	Deviation	Multi-purpose
Туре	Up/down counter	Up/down counter	Deviation counter	Up/down counter
Bit length	28	28	16	28
Output pulse	Yes	Yes	Yes	Yes
Encoder (EA/EB) input		Yes	Yes	Yes
Pulser (PA/PB) input		Yes	Yes	Yes
Reference clock x 1/2				Yes

To select the input of counter 2 (mechanical), set bits 9-8 (CI21-20) of RENV3 register.

00: EA/EB input

- 01: Output pulse
- 10: PA/PB input

To select the input of counter 3 (deviation), set bits 11-10 (CI31-30) of REVN3 register.

- 00: Deviation between output pulse and EA/EB input
- 01: Deviation between output pulse and PA/PB input
- 10: Deviation between EA/EB input and PA/PB input

To select the input of counter 4 (multi-purpose), set bits 13-12 (CI41-40) of REN3 register.

- 00: Output pulse
- 01: EA/EB input
- 10: PA/PB input
- 11: One-half the reference clock

- - - - - n n

(WRITE)

[RENV3]

[RE 15	EN\	/3]			(V	VRI	TE) 8	
-	-	-	-	n	n	-	-	

[RENV3]					(WRITE) 8			
-	-	n	n	-	-	-	-	

For the EA/EB and PA/PB input pins selected as counter input, you can select the type of input signal from the following two by setting the RENV2 (environmental setting 2) register:

(1) Input signal: 90° phase difference signal (1, 2 or 4 times multiplied) Counting direction: Counting up when the phase of EA signal advances and counting down when the phase of EB signal advances

(2) Input signal: Plus and minus pulses

Counting direction: Counting up at the rise of EA signal and counting down at the rise of EB signal

The counting direction of EA/EB and PA/PB signals can be reversed if desired.

If EA input and EB input or PA input and PB input change simultaneously, an error results. You can check the fact by reading the REST (error interrupt factor) register.

To select the EA/EB input, set bits 21-20 (EIM1-0) of the RENV2 register.

00: 90° phase difference signal, 1 time multiplied

01: 90° phase difference signal, 2 times multiplied

10: 90° phase difference signal, 4-times multiplied

11: Plus and minus pulses

To select the counting direction of EA/EB input, set bit 22 (EDIR) of the RENV2 register.

0: Counting up when the phase of EA signal advances or at the rise of EA

1: Counting up when the phase of EB signal advances or at the rise of EB

To select the PA/PB input, set bits 25-24 (PIM1-0) of the **RENV2** register.

00: 90° phase difference signal, 1 time multiplied

01: 90° phase difference signal, 2 times multiplied

10: 90° phase difference signal, 4-times multiplied

11: Plus and minus pulses

To select the counting direction of PA/PB input, set bit 26 (PDIR) of the RENV2 register.

- 0: Counting up when the phase of PA signal advances or at the rise of PA
- 1: Counting up when the phase of PB signal advances or at the rise of PB

To check EA/EB or PA/PB input error, read bits 16 (ESEE) [] and 17 (ESPE) of the REST register.

Bit 16 (ESEE) = 1: EA/EB input error Bit 17 (ESPE) = 1: PA/PB input error

l	[RE 23	EN\	/2]			(V	/RI	TE) 16
	-	n	-	-	0	0	-	-

0	0	0	0	0	-	n	n

(WRITE) 24

[RENV2]

31

RE 31	EN\	/2]			(V	/RI	TE) 24
0	0	0	0	0	n	_	-

		(READ) 16			
0 0 0 0 0 0 n	0 0 0 0 n	n			

- | - | n | n | 0 | 0 | -

(WRITE)

[RENV2]

ENV2]			(WRITE)				
n	-	-	0	0	-	-	

11.10.2 Resetting Counters

Each counter is reset by any of the following three ways.

- (1) Turning the CLR signal from OFF to ON (by setting RENV3 register)
- (2) Completing the origin return (by setting RENV3 register)

(3) Writing the command.

Also, as an event interrupt factor, the \overline{INT} signal can be output at the time the CLR signal is input.



Counter reset command (CUN1R-CUN4R; bit control commands)

20HEX: Resets the counter 1 (command position) to 0.

21HEX: Resets the counter 2 (mechanical position) to 0.

22HEX: Resets the counter 3 (deviation) to 0.

23HEX: Resets the counter 4 (multi-purpose) to 0.

[Bit Control Command]

L	20HEX	
	21 _{HEX}	
	22HEX]
	23нех	

11.10.3 Counter Latch and Counting Condition

With all counters, the counting value can be latched in any of the following five ways by setting the RENV5 (environmental setting 5) register.

- (1) LTC signal turns from OFF to ON.
- (2) ORG signal turns from OFF to ON.
- (3) Comparator 4 condition is satisfied.
- (4) Comparator 5 condition is satisfied.
- (5) The command is written.

Also, the present speed can be latched in place of the counter 3 (deviation) and the latching condition due to hardware timing [abovementioned (1) to (4)] can be terminated.

The LTC signal input timing can be set by the RENV1 (environmental setting 1) register. The INT signal can be output when the LTC signal or ORG signal as an event interrupt factor lets counters be latched.

To select the factor to latch counters 1 to 4, set bits 13-12 (LTM1-0) of the RENV5 register.

00: LTC signal turning from OFF TO ON

01: ORG signal turning from OFF to ON

10: Comparator 4 condition satisfied

11: Comparator 5 condition satisfied

To latch the present speed in place of the counter 3 (deviation), set bit 14 (LTFD) of the RENV5 register at 1.

To terminate the latching condition caused by hardware timing [abovementioned (1) to (4)], set bit 15 (LTOF) of the RENV5 register at 1.

To select the LTC signal timing, set bit 23 (LTCL) of the RENV1 register.

••	•	•	• •	2	210		••	
С):	F	al	lir	a	ec	la	e

1: Rising edge

[RENV5]

- - n n

(WRITE)

[RE 15	EN۱	/5]			(V	V RI	TE) 8
-	n	-	-	-	-	-	I

l	RE 15	EN\	/5]			(V	VRI	TE) 8	
	n	-	-	-	-	-	-	-	

RENV1]					(V	VRI	TE) 16
n	Ι	-	-	Ι	-	-	-

To select event interrupt factors, set bits 14 (IRLT) and 15 (IROT) of the RIRQ register.

Bit 14 (IRLT) = 1: Outputs the INT signal when the LTC signal turns on to latch counter values.

Bit 15 (IROT) = 1: Outputs the INT signal when the ORG signal turns on to latch counter values.

To check the event interrupt factor, read bits 14 (RIST) and 15 (ISOL) of the RIST register.

Bit 14 (ISLT) = 1: LTC signal latches counter values.

Bit 15 (ISOL) = 1: ORG signal latches counter values.

To check the LTC signal status, read bit 14 (SLTC) of the **RSTS** register.

0: LTC signal OFF 1: LTC signal ON

The counter latch command 29HEX (LTCH: bit control command) latches counters 1 to 4.

The counter 1 (command position) stops counting when it is so set by the RMD (operation mode) register and during operation in timer mode. Counters 2, 3 and 4 can be set by the RENV3 (environmental setting 3) register so that they stop counting. Also, by setting the RENV3 register, backlash/slip correction can stop counters from counting. Since the counter 4 can be operated only under the condition the BSY signal is low level, it can be used to control the time from the start by selecting the signal of (reference clock x 1/2) for the input.

To stop the counter 1, set bit 11 (MCCE) of the RMD register.

1: Stops the counter 1 (command position) from counting.

To stop counters 2 to 4, set bits 31-29 (CU2H-4H) of the **RENV3** register.

Bit 29 (CU2H) = 1: Stops the counter 2 (mechanical position).

Bit 30 (CU3H) = 1: Stops the counter 3 (deviation)

Bit 31 (CU4H) = 1: Stops the counter 4 (multi-purpose).

To select whether backlash/slip correction stops counters from counting or not, set bits 27-24 (CU4B-1B) of the **RENV3** register.

Bit 16 (CU1B) = 1: Operates the counter 1 (command position).

Bit 17 (CU2B) = 1: Operates the counter 2 (mechanical position).

Bit 18 (CU3B) = 1: Operates the counter 3 (deviation)

Bit 19 (CU4B) = 1: Operates the counter 4 (multi-purpose)

To select the counting condition of counter 4, set bit 14 (BSYC) of the RENV3 register.

ł	[RIS 15	ST]	I			(RE/	۹E 8
	n	n	-	-	-	-	-	-

[RIRQ]

n n

15

[RS 15	[RSTS] 15					RE	۹D) 8	
-	n	-	-	-	-	-	-	

[Bit Control Command]

29hex

I	[RMD] 15					(V	VRI	TE) 8	
	-	-	-	-	n	-	-	Ι	

[RE	(WRITE)						
31	24						
n	n	n	0	-	-	-	-

[RENV3]					(WRITE)				
31					24				
-	-	-	0	n	n	n	n		

[RENV3]

15

(WRITE)

RI 15	ST]			(READ) 8				
n	n	-	-	-	-	-	-	

RIST]	(READ)	

(WRITE)

15							8
n	n	-	-	-	-	-	-

11.11 Comparators

11.11.1 Types and Functions of Comparators

The PCL6045 provides five 28-bit comparators for each axis. Comparators 1 to 4 can select the comparing counters from counters 1 to 4. Besides counters 1 to 4, the comparator 5 can select the in-position counter or present speed for comparison. The comparator 5 has a preregister. There are nine types of comparing methods and four types of actions initiated when the comparing condition is satisfied.

Comparator conditions are set by RENV4 (environmental setting 4) and RENV5 (environmental setting 5) registers. These comparators can be used to:

- Output the INT signal, externally output comparison result and start in internal synchronization.
- Stop the chip from generating pulses, immediately or after deceleration.
- Replace the operation data with preregister data (to change the present speed).
- Output soft limit signals.
- Detect the out-of-step condition of stepping motor using the counter 3 (deviation)
- Output the synchronization signal using the counter 4 (multi-purpose).

Comparators can select respective comparing subjects from the table below.

	Comparator 1	Comparator 2	Comparator 3	Comparator 4	Comparator 5
Comparing subject	C1C1-0	C2C1-0	C3C1-0	C4C1-0	C5C2-0
Counter 1	00	00	00	00	000
Counter 2	01	01	01	01	001
Counter 3	10	10	10	10	010
Counter 4	11	11	11	11	011
In-position counter	—	_		_	100
Present speed	—	—		_	101 🦯
Preregister	—	_		—	Provided
Major application	+SL	-SL		IDX output	

• SL and -SL stand for soft limit.

• If the counter 3 (deviation) is selected for the comparing counter, the absolute value of the counter is compared with the comparator data. (Range of absolute data is 0 to 32,767)

• Bit map of comparing data setting value is as follows:

C1C1-0 (bits 1-0 of RENV4) C3C1-0 (bits 17-16 of RENV4) C5C2-0 (bits 2-0 of RENV5) C2C1-0 (bits 9-8 of RENV4) C4C1-0 (bits 25-24 of RENV4)

	Comparator 1	Comparator 2	Comparator 3	Comparator 4	Comparator 5
Comparing method	C1S2-0	C2S2-0	C3S2-0	C4C3-0	C5S2-0
Comparator = Comparing counter (no relation with counting direction)	001	001	001	0001	001
Comparator = Comparing counter (only at counting up)	010	010	010	0010	010
Comparator = Comparing counter (only at counting down)	011	011	011	0011	011
Comparator > Comparing counter	100	100	100	0100	100 ,
Comparator < Comparing counter	101	101	101	0101	101
Used as soft limit	110	110			
IDX (synchronization signal) output (no relation with counting direction)	_			1000	
IDX (synchronization signal) output (only at counting up)	—		_	1001	
IDX (synchronization signal) output (only at counting down)	_			1010	

Comparators can select respective comparing methods from the table below.

• SL and –SL stand for soft limit.

 When used as soft limit, the comparator 1 is for a limit in plus side and the comparator method is (comparator < comparing counter). And the comparator 2 is for a limit in minus side and the comparing method is (comparator > comparing counter). For the comparing counter, select the counter 1 (command position).

- C3S2-0 of comparator 3 is prohibited to set at 110. Other setting values are all for comparing condition not satisfied.
- To output the IDX (synchronized signal) by setting C4S3-0 of comparator 4 at 1000, 1001 or 1010, select the counter 4 (multi-purpose) as the comparing counter. Any other counter cannot be selected. Also, set the comparator at a positive value.
 Bit map of comparing method setting value is as follows:
 - C1S2-0 (bits 4-2 of RENV4) C3S2-0 (bits 20-18 of RENV4) C5S2-0 (bits 5-3 of RENV5)

C2C2-0 (bits 12-10 of RENV4) C4S3-0 (bits 29-26 of RENV4)

Comparators can select the action initiated when the condition is satisfied.

Action intiated by	Comparator 1	Comparator 2	Comparator 3	Comparator 4	Comparator 5
condition satisfied	C1D1-0	C2D1-0	C3D1-0	C4D1-0	C5D1-0
No action	00	00	00	00	00
Immediate stop	01	01	01	01	01
Stop after decel.	10	10	10	10	10
Change of data to preregister data	11	11	11	11	11

• "No action" is mainly for INT output, external output of comparison result and internal synchronization start.

• "Change of data to preregister data" is main for changing the present speed.

- Bit map of action selecttion is as follows:
 - C1D1-0 (bits 6-5 of RENV4) C3D1-0 (bits 22-21 of RENV4) C5D1-0 (bits 7-6 of RENV5)

C2D1-0 (bits 14-13 of RENV4) C4D1-0 (bits 31-30 of RENV4) For output of the $\overline{\text{INT}}$ signal, external output of comparing result and internal synchronization start, set as follows.

satisfied, set bit 12-8 (IRC5-1) of the RIRQ register. Bit 8 (IRC1) = 1: INT signal output when comparator 1 condition is satisfied. Bit 9 (IRC2) = 1: INT signal output when comparator 2 condition is satisfied. Bit 10 (IRC3) = 1: INT signal output when comparator 3 condition is satisfied. Bit 11 (IRC4) = 1: INT signal output when comparator 4 condition is satisfied. Bit 12 (IRC5) = 1: INT signal output when comparator 5 condition is satisfied.

To check the event interrupt factor, read bits 12-8 (ISC1-5) of the RIST register.

To output the INT signal when the comparator condition is

Bit 8 (IRC1) = 1: Comparator 1 condition satisfied Bit 9 (IRC2) = 1: Comparator 2 condition satisfied Bit 10 (IRC3) = 1: Comparator 3 condition satisfied Bit 11 (IRC4) = 1: Comparator 4 condition satisfied Bit 12 (IRC5) = 1: Comparator 5 condition satisfied

To check the comparator condition satisfied condition, read bits 12-8 (SCP1-5) of MSTSW.

Bit 8 (SCP1) = 1: Comparator 1 condition satisfied Bit 9 (SCP2) = 1: Comparator 2 condition satisfied Bit 10 (SCP3) = 1: Comparator 3 condition satisfied Bit 11 (SCP4) = 1: Comparator 4 condition satisfied Bit 12 (SCP5) = 1: Comparator 5 condition satisfied

To select the function of P3/CP1 (+SL) pin, set bits 7-6 (P3M1-0) of the RENV2 register.

00: General-purpose input

01: General-purpose output

- 10: Output of the CP1 (comparator 1 condition being satisfied) signal in negative logic
- 11: Output of the CP1 (comparator 1 condition being satisfied) signal in positive logic

To select the function of P4/CP2 (–SL) pin, set bits 9-8 [RENV2] (P4M1-0) of the RENV2 register.

- 00: General-purpose input
- 01: General-purpose output
- 10: Output of the CP2 (comparator 2 condition being satisfied) signal in negative logic
- 11: Output of the CP2 (comparator 2 condition being satisfied) signal in positive logic

- - - n n n n n

[MSTSW]

[[RENV2] 7					(V	VRI	TE) 0
	n	n	-	-	-	-	-	-

RI 15	ST]			(READ) 8				
-	-	-	n	n	n	n	n	

(READ)

(WRITE)

[RIRQ]

RE	EN۱	/2]	(V	VRI	TE)			
15		_			8			
-	١	-	-	-	-	n	n	

To select the function of P5/CP3 pin, set bits 11-10 (P5M1-(WRITE) [RENV2]

- 0) of the RENV2 register.
 - 00: General-purpose input
 - 01: General-purpose output
 - 10: Output of the CP3 (comparator 3 condition being satisfied) signal in negative logic
 - 11: Output of the CP3 (comparator 3 condition being satisfied) signal in positive logic

To select the function of P6/CP4 pin, set bits 13-12 (P6M1-[RENV2] (WRITE) 0) of the RENV2 register. -|-|n|n|

- 00: General-purpose input
- 01: General-purpose output
- 10: Output of the CP4 (comparator 4 condition being satisfied) signal in negative logic
- 11: Output of the CP4 (comparator 4 condition being satisfied) signal in positive logic

To select the function of P7/CP5 pin, set bits 15-14 (P7M1-0) of the RENV2 register.

00: General-purpose input

- 01: General-purpose output
- 10: Output of the CP5 (comparator 5 condition being satisfied) signal in negative logic
- 11: Output of the CP5 (comparator 5 condition being satisfied) signal in positive logic

To select output timing of the internal synchronization signal, set bits 19-16 (SYO3-1) or the RENV5 register.

0001: At the time the comparator 1 condition is satisfied

- 0010: At the time the comparator 2 condition is satisfied
- 0011: At the time the comparator 3 condition is satisfied
- 0100: At the time the comparator 4 condition is satisfied 0101: At the time the comparator 5 condition is satisfied
- 1000: At the start of acceleration

1001: At the end of acceleration

1010: At the start of deceleration

1011: At the end of deceleration

Other: No internal synchronization signal output

I	[RENV2]					(V	VRI	TE) 16	
	-	-	-	-	n	n	n	n	

- |

[RENV2] (WRITE) 15 n n

11.11.2 Soft Limit Function

Soft limits can be set using comparators 1 and 2. Select the counter 1 (command position) for the counter with which the comparators 1 and 2 compare. With the comparator 1 for the limit of plus side and the comparator 2 for the limit of minus side, stop control is made based on the comparison result and moving direction.

The soft limit function can initiate the following action:

- (1) Immediately stop the chip from generating pulses.
- (2) Stop the chip from generating pulses after deceleration.

If the start command is written with the soft limit signal turned on, the chip cannot start in the same direction as the soft limit signal, while it can start in the reverse direction to the soft limit signal.

Setting Sample

RENV4 = 00007070HEX: Comparator 1 for the plus soft limit, comparator 2 for the minus soft limit and immediate stop at the time the soft limit signal turns on

RCMP1 = 100,000: Plus soft limit

PCMP2 = -100,000: Minus soft limit



11.11.3 Detection of Out-of-step of Stepping Motor

Using the counter 3 (deviation) and the comparator, the chip detects an outof-step condition of stepping motor if a deviation between command pulses and feedback pulses from the encoder attached to the stepping motor exceeds the maximum deviation. The action initiated by detection of the outof-step condition can be selected from those initiated by comparator condition satisfied (see section 11.11.1). The feedback encoder should provide the same resolution as the stepping motor.

The counter 3 can be reset by writing the deviation counter reset command. As the feedback signal input, either the 90° phase difference signals (1, 2 or 4 times multiplied) or two pulses, plus and minus, can be input to EA/ EB pins. If EA and EB pins change simultaneously, an error results and the INT signal is output.

Setting Sample

RENV4 = 00360000HEX: Comparator 3 < Counter 3 (deviation) satisfies the condition and initiate immediate stop.

RCMP3 = 32: Maximum deviation is set at 32.

RIRQ = 00000400HEX: INT signal is output when the comparator 3 condition is satisfied.

To select the input of EA/EB pins, set bits 21-20 (EIM1-0) [RENV2] of the RENV2 register. - | - | n | n | 0 | 0 | - | -

- 00: 90° phase difference signal, 1 time multiplied
- 01: 90° phase difference signal, 2 times multiplied
- 10: 90° phase difference signal, 4 times multiplied
- 11: 2 types of pulses, plus and minus

To select the direction of counting EA/EB signals, set bit [RENV2] (WRITE) 23 22 (EDIR) of the RENV2 register. – n – 00

- 0: Counting up when the EA phase is advancing or at the rise of EA signal
- 1: Counting up when the EB phase is advancing or at the rise of EB signal

To check for EA/EB input error, read bit 16 (ESEE) of the **REST** register.

[REST] 15					(RE/	۹D) 8	
0	0	0	0	0	0	Ι	n	

(WRITE)

1: EA/EB input error

To reset the counter 3 (deviation), write the command 22HEX (CUN3R: bit control command).

11.12 Backlash/Slip Correction

The PCL6045 provides the backlash/slip correction function which enables the chip to output pulses in the preset correction amount at the rate written to the RFA (correction rate) register. The backlash correction is made every time the moving direction changes. The slip correction is made just before generating command pulses irrespective of the moving direction. The correction amount and method are set by the RENV6 (environmental setting 6) register. Even during correction, counters 1 to 4 can be operated by setting the RENV3 (environmental setting 3) register.

To set the correction amount, use bits 11-0 (BR11-0) of the RENV6 register. The setting range is 0 to 4,095.

To select the correction method, set bits 13-12 (ADJ1-0) [RENV6] (WRITE) of the RENV6 register.

00: No correction

01: Backlash correction

10: Slip correction

To select effective counters during correction, set bits 27-24 (CU4B-1B) of the RENV3 register.

Bit 16 (CU1B) = 1: Operates the counter 1 (command position).

Bit 17 (CU2B) = 1: Operates the counter 2 (mechanical position).

Bit 18 (CU3B) = 1: Operates the counter 3 (deviation).

Bit 19 (CU4B) = 1: Operates the counter 4 (multi-purpose).

Precaution

For backlash correction, you need to change setting of the in-position mode depending on the moving direction. Set bit 3 (MOD) of the RMD (operation mode) register to the condition of the highest-place bit of RMV (target position) register

For operation in plus direction: MOD = 41 HEXFor operation in minus direction: MOD = 49 HEX

11.13 Vibration Suppression Function

The PCL6045 provides the function to suppress vibration at the time of stop by adding one pulse each in reverse and forward directions just after outputting all command pulses. Output timings of additional pulses are set by the RENV7 (environmental setting 7) register. The vibration suppression function is valid when the output time in reverse direction (RT) and that in forward direction (FT) are set at other than 0. Dotted lines in the figure below indicate pulses added by the vibration suppression function in the case of operation in plus direction.



The PCL6045 enables the following operations by setting the RMD (operation mode) register in advance.

- Stop of some axis starts operation.
- Internal synchronization signal starts operation.

The output timing of internal synchronization signal can be selected from nine types by setting the RENV 5 (environmental setting 5) register. Also, by setting the RIRQ (event interrupt factor) register, the INT signal can be output when the internal synchronization signal is output. The event interrupt factor can be checked by reading the RIST register and the operation status can be checked by reading the RSTS (extension status) register.

To select the factor of synchronized start, set bits 19-18 ()MSY1-0) of the RMD register.

0: Internal synchronization	signal
-----------------------------	--------

11: Stop of some axis

To select the axis of which the stop starts operation, set bits 23-20 (MAX3-0) of the RMD register.

0001: X axis	0011: X and Y axes
0010: Y axis	0101: X and Z axes
0100: Z axis	1011: X, Y and U axes
1000: U axis	1111: All axes

To select the output timing of synchronization signal, set bits 19-16 (SYO3-0) of the RENV5 register.

0001: Comparator 1 condition satisfied

0010: Comparator 2 condition satisfied

0011: Comparator 3 condition satisfied

0100: Comparator 4 condtion satisfied

0101: Comparator 5 condition satisfied

1000: Start of acceleration

1001: End of acceleration

1010: Start of deceleration

1011: End of deceleration

Other: No internal synchronization signal output

To select the axis of which the internal synchronization signal is used, set bits 21-20 (SYI1-0) of the RENV5 register.

[RENV5] (WRITE) 23 16 - - n n - - - -

00: X axis 01: Y axis 10: Z axis 11: U axis

[RN 23	ИD]			(V	VRI	TE) 16	
n	n	n	n	-	-	-	-	

(WRITE)

- | - | n | n | - | -

[RMD]

[_|_|

l	[RENV5] 23					(WRITE)			
	-	-	-	-	n	n	n	n	



11.14.1 Starting by Stop of Other Axis

With "stop of two or more axes" selected as the starting condition, other axis starts when one of axes selected for stop condition stops after starting if all other axes are in stop condition. Setting sample 1 describes an example of setting "stop of two or more axes is selected for the starting condition. With the setting sample 1, the U axis starts when the X (or Y) axis stops after starting if the Y (or X) axis is in stop condition from the start.

Setting Sample 1

- (1) Set bits 19-18 (MSY1-0) of the RMD register of U axis at 11 (to start the U axis when other axes stop.
- (2) Set bits 23-20 (MAX3-0) of the RMD register of U axis at 0011 (to select X and Y axes as the axes of which the stop starts the U axis).
- (3) Write the start command to the U axis.

Then, start X and Y axes. When both of these axes stop, the U axis starts.

If "stop of other axis" is made the starting condition, the axis which starts based on stop of other axis should be placed in the condition waiting for stop of other axis by writing the start command and then other axis should be started so that its stop starts the other.

For example, write to preregisters of X and Y axes during circular interpolation in progress between X and Y axes, the condition of linear interpolation based on the stop of "all axes" as the condition of the next operation. If other axes (Z and U) have already stopped at the time of completing the circular interpolation between X and Y axes, the linear interpolation between X and Y axes does not start. Because X and Y axes are already in stop condition and do not change from moving to stop at the time they are placed in the condition waiting for "stop of all axes" by the start command for linear interpolation.

Continuous interpolation without changing the interpolation axis can be easily performed by setting preregisters to the next operation conditions (without setting the stop condition). The setting method is described in setting sample 2 below. With this sample, only settings related to the concerned operation are shown and settings of speeds, acceleration rates, etc. are omitted. The reason why to set the CSTA waiting condition (RMD = 0004_0064HEX) is to start the operation after setting all operation conditions.

Setting Sample 2

Setting for continuous interpolation (circular interpolation between X and Y axes to linear interpolation between the same axes) without changing the interpolation axis)

Step	Preregister	X axis	Y axis	Description
1	PRMV	10000	10000	90° circular interpolation between X
	PRIP	10000	0	and Y axes with a radius of 10000
	PRMD	0004_0064HEX	0004_0064нех	X and Y axes wait for $\overline{\text{CSTA}}$ input
	Write the s	start command C	0351нех*	Start command for X and Y axes
2	PRMV	10000	5000	Linear interpolation-1 between X and Y
	PRMD	0000_0061HEX	0000_0061HEX	axes with ending position (10000, 5000)
	Write the s	start command C	0351HEX*	Start command for X and Y axes

* Start command for constant-speed operation at FH rate

Turn the CSTA input on after setting as above, continuous interpolation will be made as follows:

- (1) 90° circular interpolation between X and Y axes in CW direction with a radius of 10000
- (2) Linear interpolation between X and Y axes with the ending position of 10000, 5000
Take care of the steps when performing continuous interpolation by changing the interpolation axis on the way using the preregister function. Setting sample 3 shows the setting method for continuous interpolation by changing the interpolation axis and writing the condition of "stop of other axis" as the starting condition to the preregister.

Setting Sample 3

Setting method for continuous interpolation by changing the interpolation axis on the way (circular interpolation between X and Y axes to linear interpolation between X and Y axes and finally to linear interpolation between X and Z axes)

Cton	Duananiatan	Vaula	Vaula	7	Description	
Step	Preregister	X axis	r axis	Z axis	Description	
	PRMV	10000	10000	0	90° circular interpolation between X and Y axes with radius 10000	
1	PRIP	10000	0	0	Z axis: in-positioning with moving amount 0	
I	PRMD	0004_0064HEX	0004_0064HEX	003C_0041HEX	X and Y axes wait for CSTA input, Z axis waits for stop of X and Y axes.	
	Write the start	command 0751HEX f	or constant speed o	peration at FH rate.	Start command for X, Y and Z axes	
	PRMV	10000	5000	0	X and Y: linear interpolation, Z: in-positioning with moving amount 0	
2	PRMD	004C_0061HEX	004C_0061HEX	003C_0041HEX	X and Y wait for stop of Z; Z waits for stop of X and Y.	
	Write the start	command 0751HEX f	or constant speed o	peration at FH rate	Start command for X, Y and Z axes	
	PRMV	10000	5000	-5000	Linear interpolation-1 between X and Z	
3	PRMD	004C_0061HEX	004C_0061HEX	0000_0061HEX	X and Y wait for stop of Z; Z for continuous start	
	Write the start command 0551HEX for constant speed operation at FH rate				Start command for X and Z (SPRF of X and Z = 1)	

Turn the CSTA input on after setting as above, and continuous operation will be made as follows:

- (1) 90° CW circular interpolation between X and Y axes with radius 10000
- (2) In-positioning of Z axis (moving amount 0)
- (3) Linear interpolation between X and Y axes (10000, 5000)
- (4) In-positioning of Z axis (moving amount 0)
- (5) Linear interpolation between X and Z axes (10000, –5000)

11.14.2 Starting by Internal Synchronization Signal

The RENV5 register allows selection of an output timing of the internal syncyhronizaton signal from nine types. The signal to monitor the internal synchronization signal can be output to an external circuit. Setting sample 1 below is to use the end of acceleration as an internal synchronization signal.

Setting Sample 1

- (1) Set bits 19-18 (MSY1-0) of the RMD register of X axis at 10 (to let the internal synchronization start the X axis).
- (2) Set bits 21-20 (SYI1-0) of the RMD register of X axis at 01 (to use the internal synchronization signal of Y axis).
- (3) Set bits 19-16 (SYO3-0) of the RENV5 register of Y axis at 1001 (to let Y axis output the internal synchronization signal upon completing acceleration).

Write the start command for X and Y axes after setting as above. X axis will start when Y axis completes acceleration.



Setting sample 2 is to use the comparator condition satisfied as an internal synchronization signal to start other axis. Take care that the start timing of other axis differs depending on the comparing method of comparator.

Setting Sample 2

To start X axis when Y axis reaches 1000 position by using the counter 1 (command position) and the comparator 1.

- Set bits 19-18 (MSY1-0) of the RMD register of X axis at 10. (To let an internal synchronization signal start X axis)
- (2) Set bits 21-20 (SYI1-0) of the RENV5 register of X axis at 01. (To use the internal synchronization signal of Y axis)
- (3) Set bits 19-16 (SY03-0) of the RENV5 register of Y axis at 0001.
 (To let Y axis output the internal synchronization signal when the comparator 1 condition is satisfied)
- (4) Set bits 1-0 (C1C1-0) of the RENV4 register of Y axis at 00. (To select the counter 1 as the comparing counter of comparator 1)
- (5) Set bits 4-2 (C1S2-0) of the RENV4 register of Y axis at 001.(To select "comparator 1 = comparing counter" as the comparing method)
- (6) Set bits 6-5 (C1D1-0) of the RENV4 register of Y axis at 00. (To let the comparator 1 condition satisfy initiate no action)
- (7) Set the RCMP1 register of Y axis at 1000.(To set the comparing count value of comparator 1 at 1000.)

(8) Write the start command for X and Y axes. X axis will start at the following timing.



Precaution

If the moving amount of Y axis is set at 2000 and that of X axis, at 1000 with the sample above, the operation-complete position shifts by one pulse between X and Y axes since X axis = 1 at the time Y axis = 1000. To complete operation of X and Y axes at the same timing, set the RCMP1 value at 1001 or select "comparator 1 < comparing counter" as the comparing condition.

To select the output signal of P0/FUP pin, set bits 1-0 (POM1-0) of the RENV2 register. 10: FUP (acceleration under progress) signal	[RENV2] (WRITE) 7 0 n n
To select the output signal of P1/FDW pin, set bits 3-2 (P1M1-0) of the RENV2 register. 10: FDW (deceleration under progress) signal	[RENV2] (WRITE) 7 0 n n
To select the output logic of P0 (one-shot)/FUP pin, set bit 16 (P0L) of the RENV2 register. 0: Negative logic 1: Positive logic	[RENV2] (WRITE) 23 16 0 0 - n
To select the output logic of P1 (one-shot)/FDW pin, set bit 17 (P1L) of the RENV2 register. 0: Negative logic 1: Positive logic	[RENV2] (WRITE) 23 16 0 0 n -
To select the function of P3/CP1 (+SL) pin, set bits 7-6 (P3M1-0) of the RENV2 register. 10: Output of CP1 (comparator 1 condition satisfied) signal in negative logic	[RENV2] (WRITE) 7 0 1 n n

11: Output of CP1 (comparator 1 condition satisfied) signal in positive logic

To select the function of P4/CP2 (–SL) pin, set bits 9-8 (P4M1-0) of the RENV2 register.

- 10: Output of CP2 (comparator 2 condition satisfied) signal in negative logic
- 11: Output of CP2 (comparator 2 condition satisfied) signal in positive logic

To select the function of P5/CP3 pin, set bits 11-10 (P5M1-0) of the RENV2 register.

- 10: Output of CP3 (comparator 3 condition satisfied) signal in negative logic
- 11: Output of CP3 (comparator 3 condition satisfied) signal in positive logic

To select the function of P6/CP4 pin, set bits 13-12 (P6M1-0) of the RENV2 register.

- 10: Output of CP4 (comparator 4 condition satisfied) signal in negative logic
- 11: Output of CP4 (comparator 4 condition satisfied) signal in positive logic

To select the function of P7/CP5 pin, set bits 15-14 (P7M1-0) of the RENV2 register.

- 10: Output of CP5 (comparator 5 condition satisfied) signal in negative logic
- 11: Output of CP5 (comparator 5 condition satisfied) signal in positive logic



(WRITE)

- | n | n

(WRITE)

_

[RENV2]

|-|-|

[RENV2]

- - n n

15

15		-1			`		8
-	-	-	-	n	n	-	-

[[RENV2] 15					(V	VRI	TE) 8	
	n	n	-	-	-	-	-	-	

11.15 Interrupt Signal Output

The PCL6045 can output the interrupt signal (INT signal) against 17 types of error factors and 19 types of event factors. Error interrupt factors let the chip output the INT signal unconditionally, while event interrupt factors to initiate the INT signal are selected by setting the RIRQ register.

The chip keeps outputting the INT signal until all interrupt factors are cleared from all axes. Error interrupt factors are cleared when writing the "REST (error factor) register read command." Event interrupt factors are cleared when writing the "RIST (event factor) register read command." To judge the interrupt generating axis and to clear the interrupt factors, read the REST registers of all operating axes and read all contents of RIST registers where event interrupt factors are selected. The interrupt generating status can be checked by reading the main status (MSTSW).

The output of INT signal can be masked by setting the INTM bit of RENV1 (environmental setting 1) register at 1. If the output is masked, an interrupt condition satisfied changes the status but does not change the INT signal from high to low level. Also, if the output of INT signal is unmasked by setting the INTM bit of RENV1 register at 0 under the condition where the interrupt condition is satisfied, the INT signal changes to low level. When the INT pin is not used, place it in open condition.

If multiple chips are used, INT pins cannot be connected with each other in WIRED OR.

To check the interrupt status, read bits 4 (SERR) and 5 (SINT) of the main status (MSTSW).

SERR = 1: Error interrupt (Reading the bit resets the bit at 0.) SINT = 1: Event interrupt (Reading the bit resets the bit at 0.)

To mask the INT signal output, set bit 29 (INTM) of the RENV1 register.

1: INT signal output is masked.

To read error interrupt factors, write the read command F2HEX (RREST: read command). Data of the REST register (error interrupt factors) will be copied to the buffer.

To read event interrupt factors, write the read command F3HEX (RRIST: read command). Data of the RIST register (event interrupt factors) will be copied to the buffer.

To set event interrupt factors, send the write command ACHEX (WRIRQ; write command). Data of the buffer will be written in the RIRQ register.

	[MSTSW]							0
-	-	-	n	n	-	0	-	-

[RE 31	١N	/1]			(WRITE) 23		
-	-	n	-	-	-	-	-

Read Command]					
	F2HEX				

[Read Command						
	F3нех					

[Read Command]

	REST Register		
Error Interrupt Factors	Bit	Name	
Comparator 1 condition is satisfied. (+SL)	0	ESC1	
Comparator 2 condition is satisfied. (-SL)	1	ESC2	
Comparator 3 condition is satisfied.	2	ESC3	
Comparator 4 condition is satisfied.	3	ESC4	
Comparator 5 condition is satisfied.	4	ESC5	
+EL signal turns on.	5	ESPL	
-EL signal turns on.	6	ESM	
ALM signal turns on.	7	ESAL	
CSTP signal turns on.	8	ESSP	
CEMG signal turns on	9	ESEM	
SD signal turns on.	10	ESSD	
(Always 0)	11	Undefined	
Abnormal operation data	12	ESDT	
Abnormal stop of an axis during interpolation	13	ESIP	
PA/PB input buffer counter overflows.	14	ESPO	
In-position counter exceeds the counting range during interpolation.	15	ESAO	
EA/EB input error	16	ESEE	
PA/PB input error	17	ESPE	

Error Interrupt Factors (Occurrence of an error sets the corresponding bit at 1.)

Event Interrupt Factors (Select desired event interrupt factors by setting the bits of RIRQ register. Occurrence of a selected event sets the corresponding bit of RIST register at 1.)

		Register	RIST	Register
Error Interrupt Factors	Bit	Name	Bit	Name
Automatic stop	0	IREN	0	ISEN
Successive start of next operation	1	IRNX	1	ISNX
Secondary preregisters for operation data write-enabled.	2	IRNM	2	ISNM
Secondary preregister for comparator 5 write-enabled.	3	IRND	3	ISND
Start of acceleration	4	IRUS	4	ISUS
End of acceleration	5	IRUE	5	ISUE
Start of deceleration	6	IRDS	6	ISDS
End of deceleration	7	IRDE	7	ISDE
Comparator 1 condition satisfied	8	IRC1	8	ISC1
Comparator 2 condition satisfied	9	IRC2	9	ISC2
Comparator 3 condition satisfied	10	IRC3	10	ISC3
Comparator 4 condition satisfied	11	IRC4	11	ISC4
Comparator 5 condition satisfied	12	IRC5	12	ISC5
Counters reset by CLR signal	13	IRCL	13	ISCL
LTC input initiates latch of counter value.	14	IRDT	14	ISLT
ORG input initiates latch of counter value.	15	IROL	15	ISOL
SD input turns on.	16	IRSD	16	ISSD
Change of +DR input	17	חסמו	17	ISPD
Change of –DR input		חשחו	18	ISMD
CSTA signal turns on.	18	IRSA	19	ISSA

12.1 Absolute Maximum Ratings

Item		Symbol	Rating
Supply Voltage	۸۸	Vdd5	–0.3 to +7.0
Supply vollage	(v)	Vdd3	–0.3 to +5.0
Input Voltage	(V)	VIN	–0.3 to Vdd5 + 0.3
Input Current	(mA)	lin	±10
Storage Temperature	e (°C)	Tstg	-40 to +125

12.2 Recommended Operating Conditions

Item		Symbol	Rating
Supply Voltago	(V)	Vdd5	4.75 to 5.25
Supply voltage		Vdd3	3.135 to 3.465
Storage Temperature	(°C)	TJ	0 to +70

12.3 DC Characteristics

Item		Symbol	Conditions	Min.	Max.
		ldd5			32
Static Current Consumptio	Π (μΑ)	Idd3	CLK = 0HZ, no load		365
Current Consumption	(m A)	ldd5	CLK = 20MHz,		5
Current Consumption	(MA)	Idd3	no load		240
Output Leakage Current	(μA)	loz		-10	10
Input Capacity	(pF)				5.6
	<i>(</i> υ Δ)	liL -	Input and I/O pins other than CLK	-200	10
Low-level input Current	(μΑ)		CLK pin	-10	10
High-level Input Current	(µA)	Іін		-10	10
	(V)	VIL	Input and I/O pins other than CLK		0.8
Low-level input voltage			CLK pin		1.0
High lovel Input Veltage	(V)	Vін	Input and I/O pins other than CLK	2.0	
			CLK pin	4.0	
Low lovel Output Veltage	0.0	Voi	$IOL = 1\mu A$		0.05
Low-level Output voltage	(v)	VOL	IOL = 8mA		0.4
High Joyal Output Valtage	0.0	Ион	ІОН = −1μА	Vdd5 - 0.05	
nigh-level Output voltage	(v)	VOH	IOH = -8mA	2.4	
Low-level Output Current	(mA)	IOL	VOL = 0.4V		8
High-level Output Current	(mA)	Юн	VOH = 2.4V	-8	
Internal Pull-up Resistor	(kΩ)	Rup		25	500

12.4 AC Characteristics-1 (Reference Clock)

ltem		Symbol	Conditions	Min.	Max.
Reference Clock Frequency (M	1Hz)	fCLK			20
Reference Clock Cycle	(ns)	TCLK		50	
Width of High-level Reference Clock	(ns)	Тскн		20	
Width of Low-level Reference Clock	(ns)	TCKL		20	



12.5 AC Characteristics–2 (CPU Interface) 12.5.1 CPU Interface–1 (IF1 = H, IF0 = H) Z80

Iter	n		Symbol	Conditions	Min.	Max.
Address Setup Time	to \overline{RD} , \overline{WR}	(ns)	TARW		18	
Address Hold Time	to \overline{RD} , \overline{WR}	(ns)	Trwa		0	
CS Setup Time	to \overline{RD} , \overline{WR}	(ns)	TCSRW		5	
CS Hold Time	to \overline{RD} , \overline{WR}	(ns)	TRWCS		0	
WRQ ON Delay Time	to \overline{CS}	(ns)	Tcswt	CL = 40pF		32
WRQ Signal Low-leve	el Time	(ns)	TWAIT			4TCLK +8
Date Output Delay Tir	me to RD	(ns)	TRDLD	CL = 40pF		43
Data Output Delay Tir	me to WRQ	(ns)	TWTHD	CL = 40pF		26
Data Float Delay Time	e to RD	(ns)	TRDHD	CL = 40pF		19
WR Signal Width		(ns)	Twr	Note 1	15	
Data Setup Time	to WR	(ns)	TDWR		20	
Data Hold Time	to WR	(ns)	Twrd		0	

Note 1. The time the WRQ signal is output is from the time the WRQ becomes high level to the time WR becomes high level.



lter	n		Symbol	Conditions	Min.	Max.
Address Setup Time	to \overline{RD} , \overline{WR}	(ns)	TARW		18	
Address Hold Time	to \overline{RD} , \overline{WR}	(ns)	Trwa		0	
CS Setup Time	to RD, WR	(ns)	TCSRW		5	
CS Hold Time	to \overline{RD} , \overline{WR}	(ns)	TRWCS		0	
WRQ ON Delay Time	to $\overline{\text{CS}}$	(ns)	Tcswt	CL = 40pF		32
WRQ Signal Low-leve	el Time	(ns)	TWAIT			4TCLK +8
Date Output Delay Tir	ne to RD	(ns)	TRDLD	CL = 40pF		43
Data Output Delay Tir	ne to WRQ	(ns)	TWTHD	CL = 40pF		26
Data Float Delay Time	e to RD	(ns)	TRDHD	CL = 40pF		19
WR Signal Width		(ns)	Twr	Note 1	15	
Data Setup Time	to WR	(ns)	TDWR		20	
Data Hold Time	to \overline{WR}	(ns)	Twrd		0	

12.5.2 CPU Interface-2 (IF1 = H, IF0 = L) 8086

Note 1. The time the \overline{WRQ} signal is output is from the time the \overline{WRQ} becomes high level to the time \overline{WR} becomes high level.





Iter	n		Symbol	Conditions	Min.	Max.
Address Setup Time	to RD, WR	(ns)	TARW		18	
Address Hold Time	to $\overline{\text{RD}}$, $\overline{\text{WR}}$	(ns)	Trwa		0	
CS Setup Time	to $\overline{\text{RD}}, \overline{\text{WR}}$	(ns)	TCSRW		5	
CS Hold Time	to RD, WR	(ns)	Trwcs		0	
WRQ ON Delay Time	to \overline{CS}	(ns)	Tcswt	CL = 40pF		32
WRQ Signal Low-leve	el Time	(ns)	TWAIT			4TCLK +8
Date Output Delay Tir	ne to RD	(ns)	TRDLD	CL = 40pF		43
Data Output Delay Tir	ne to WRQ	(ns)	TWTHD	CL = 40pF		26
Data Float Delay Time	e to RD	(ns)	TRDHD	CL = 40pF		19
WR Signal Width		(ns)	Twr	Note 1	15	
Data Setup Time	to WR	(ns)	TDWR		20	
Data Hold Time	to WR	(ns)	Twrd		0	

12.5.3 CPU Interface-3 (IF1 = L, IF0 = H) H8

Note 1. The time the \overline{WRQ} signal is output is from the time the \overline{WRQ} becomes high level to the time \overline{WR} becomes high level.





Item			Symbol	Conditions	Min.	Max.
Address Setup Time	to LS	(ns)	TAS		18	
Address Hold Time	to LS	(ns)	TSA		0	
CS Setup Time	to LS	(ns)	Tcss		9	
CS Hold Time	to LS	(ns)	Tscs		0	
R/W Setup Time	to \overline{LS}	(ns)	Trws		4	
R/W Hold Time	to LS	(ns)	Tsrw		14	
	to IS	(ne)	TSLAKR	CL = 40pF	1TcLk	4TCLK +34
ACK ON Delay Time	10 LS	(115)	TSLAKW	CL = 40 pF	1TcLK	4TCLK +34
	to IS	(ns)	TSHAKR	CL = 40 pF		35
ACK OFF Delay Time	10 13		TSHAKW	CL = 40 pF		35
Data Output Preceding ti	me to ACL	(ns)	TDAKLR	CL = 40 pF	1Tclk	
Data Float Delay Time	to LS	(ns)	TSHD	CL = 40 pF		29
Data Setup Time	to LS	(ns)	TDSL		20	
Data Hold Time	to ACK	(ns)	TAKDH		0	

12.5.4 CPU Interface-4 (IF1 = L, IF0 = L) 68000



Write Cycle



12.6 Operation Timing

12.0		IIIIII			Unit: ns
Item		Symbol	Conditions	Min.	Max.
RST In	put Signal Width		Note 1	10Tclk	
CLR Ir	nput Signal Width			2Tclk	
EA/EB	Input Signal Width	ТЕАВ		2Tclk	
EZ Inp	ut Signal Width			2Tclk	
PA/PB	Input Signal Width	Трав		2Tclk	
ALM Ir	nput Signal Width		Note 2	2Tclk	
INP In	put Signal Width		Note 2	2Tclk	
			Bits 14-12 of RENV1 = 000	254Tclk	255TCLK
			Bits 14-12 of RENV1 = 001	254 x 8TcLK	255 x 8TCLK
			Bits 14-12 of RENV1 = 010	254 х 32Тськ	255 x 32Tclk
			Bits 14-12 of RENV1 = 011	254 х 128Тськ	255 x 128Tclk
ERC C	output Signal width		Bits 14-12 of RENV1 = 100	254 х 1024Тськ	255 x 1024Tclk
			Bits 14-12 of RENV1 = 101	254 x 4069TcLK	255 x 4996Tclk
			Bits 14-12 of RENV1 = 110	254 x 8192TcLK	255 x 8192Tclk
			Bits 14-12 of RENV1 = 111	Level output	
+EL/-E	EL Input Signal Width		Note 2	2Tclk	
SD Input Signal Width			Note 2	2Tclk	
ORG I	nput Signal Width		Note 2	2Tclk	
+DR/-	DR Input Signal Width		Note 3	2Tclk	
PE Inp	out Signal Width		Note 3	2Tclk	
PCS Ir	nput Signal Width			2Tclk	
LTC In	put Signal Width			2Tclk	
Output Signal Width				8Tclk	
051A	Input Signal Width			5Tclk	
	Output Signal Width			8Tclk	
0315	Input Signal Width			5Tclk	
	ianal ON Dalay Tima	TCMDBSY			5Tclk
0010	ignal ON Delay Time	TSTABSY			7Tclk
Ctort F		TCMDPLS			15TCLK
Start L	Start Delay Time				17Tclk

Notes: 1. Practically, 10 cycles of CLK signal should be input while the RST pin is low level. 2. If the input filter is made valid by setting bit 26 (FLTR) of the RENV1 register, the minimum time is 80TCLK.

3. If the input filter is made valid by setting bit 27 (DRF) of the RENV1 register, the minimum time is 655,360TCLK.

4. Abovementioned signals are commonly provided to all axes.



13. Dimensions



14.1 Designing Precautions

- (1) In any case the PCL6045 shall not be subjected to a condition exceeding the absolute maximum ratings.
- (2) Protect the PCL6045 from receiving any heating effect from environment and keep ambient temperatures as low as possible.
- (3) A latch-up condition may cause heat generation and fuming. Take the following precautions.
 - Do not make the voltage level of input/output pins higher than +5V and lower than GND.
 - Consider the power-up timing.
 - Do not apply abnormal noise to the PCL6045.
 - Fix the potential of unused input pins at 5V or GND.
 - Do not short-circuit the output.
 - Protect the PCL6045 against induction and static electricity from a high-voltage generation circuit.
- (4) Take care that an excess voltage due to noise, surge and static electricity is not applied to the PCL6045.

14.2 Transportation and Storage Precautions

- (1) Handle the package gently. Throwing or dropping it may damage the PCL6045.
- (2) Do not store the package where it may be splashed with water or exposed to direct sunlight.
- (3) Do not store the package where poisonous or corrosive gases are generated.
- (4) Prepare an anti-static container and take care that the PCL6045 may not receive any load.

14.3 Assembling Precautions

- (1) Take the following precautions to protect the PCL6045 against damage due to static electricity:
 - Ground the instruments and fixtures which are installed at the assembling area.
 - Ground the worktable with a conductive mat or the like having resistance. Avoid the metal surface which causes an abrupt electrical discharge with low resistance if an electrified PCL6045 contacts with the surface.
 - When picking up the PCL6045 with vacuum, mount a conductive rubber or the like onto the tip of pickup to prevent the PCL6045 from being electrified. Also, use contacts featuring highest possible resistance for connection to lead terminals of PCL6045.

- Tweezers which may contact with pins of PCL6045 should be resistant against static electricity. Avoid metal tweezers if possible. Such tweezers may electrify the PCL6045 through friction and cause electrical discharge.
- (2) The worker should wear a wrist strap, which should be grounded via 1MΩ resistor.
- (3) Use a low-voltage soldering iron and ground it at the tip.
- (4) Do not place the PCL6045 or the container near instruments, such as CRT, which generate a high electrical field.
- (5) If the fully heating soldering method is used, conduct high-temperature dehumidifying treatment at 125°C for 20 hours.
- (6) If soldering is made through an infrared reflow method for reduction of heat stress, the far and medium infrared reflow method is recommended.



Far infrared heat (preheater) Medium infrared heat (reflow heater)

Soldering should be done in such a manner that the time length the package surface and PC board surface are heated to a range of 210°C to 240°C maximum is less than 30 seconds. At the time of reflow, cooling should be done at a rate of lower than 3°C per second.



(7) For the warm-air reflow, use the same procedure as the far infrared method.

(8) For the vapor phase soldering, Florinade FC-70 or the equivalent is recommended as the solution. Time lengths of heating should be within 30 seconds at 215°C and within 60 seconds at 200°C.

Ambient Temperature (°C)
215
200
150
60 sec 60 sec Time

(9) In the case of soldering iron, soldering should be done within 10 seconds at maximum 260°C or within 3 seconds at maximum 350°C.

14.4 Other Precautions

- If the PCL6045 is intended for use under adverse environmental conditions (humidity, corrosive gases or dirt), take proper measures such as a humidity-resistant coating.
- (2) Resin materials used for the package are flame-retardant but not noninflammable. So, it may be burned or fume. Avoid placing it near an inflammable object.
- (3) The PCL6045 is designed for office appliances, communications equipment, measuring instruments and home electric appliances. If you use it for the system of which a trouble or erroneous operation may lead to the dealth or injure the operator, such as nuclear control system, space ship, traffic signal, combustion control system or safety device, take sufficient care.

A.1 List of Commands

A.1.1 Operation Commands

COMB0	Mnemonic	Description
05HEX	CMEMG	Emergency stop
06HEX	CMSTA	Output $\overline{\text{CSTA}}$ signal for simultaneous start.
07hex	CMSTP	Output $\overline{\text{CSTP}}$ signal for simultaneous stop.
40HEX	FCHGL	Immediately change to operation at FL rate.
41HEX	FCHGH	Immediately change to operation at FH rate.
42HEX	FSCHL	Decelerate to FL rate.
43HEX	FSCHH	Accelerate to FH rate.
49hex	STOP	Stop immediately.
4AHEX	SDSTP	Stop after deceleration.
50HEX	STAFL	Start constant-speed operation at FL rate.
51HEX	STAFH	Start constant-speed operation at FH rate.
52HEX	STAD	Start varied-speed operation 1*1.
53HEX	STUD	Start varied-speed operation 2*2.
54HEX	CNTFL	Output remaining pulses in constant-speed operation at FL rate.
55HEX	CNTFH	Output remaining pulses in constant-speed operation at FH rate.
56HEX	CNTD	Output remaining pulses in varied-speed operation 1*1.
57HEX	CNTUD	Output remaining pulses in varied-speed operation 2*2.

*1. Varied-speed operation 1 is the high-speed operation starting at FH rate with deceleration at the end.

*2. Varied-speed operation 2 is the high-speed operation accelerating from FL to FH rate at the start with deceleration at the end.

A.1.2 General-purpose Port Control Commands

COMB0	Mnemonic	Description
10HEX	PORST	Set P0 pin at low level.
11HEX	P1RST	Set P1 pin at low level.
12HEX	P2RST	Set P2 pin at low level.
13нех	P3RST	Set P3 pin at low level.
14нех	P4RST	Set P4 pin at low level.
15нех	P5RST	Set P5 pin at low level.
16нех	P6RST	Set P6 pin at low level.
17HEX	P7RST	Set P7 pn at low level.
18HEX	P0SET	Set P0 pin at high level.
19HEX	P1SET	Set P1 pin at high level.
1AHEX	P2SET	Set P2 pin at high level.
1BHEX	P3SET	Set P3 pin at high level.
1CHEX	P4SET	Set P4 pin at high level.
1DHEX	P5SET	Set P5 pin at high level.
1EHEX	P6SET	Set P6 pin at high level.
1FHEX	P7SET	Set P7 pin at high level.

	A.1.3	Control	Commands
--	-------	---------	----------

COMB0	Mnemonic	Description
00hex	NOP	(Invalid command)
04HEX	SRST	Reset software.
20hex	CUN1R	Reset counter 1 (command position).
21HEX	CUN2R	Reset counter 2 (mechanical position).
22HEX	CUN3R	Reset counter 3 (deviation).
23hex	CUN4R	Reset counter 4 (multi-purpose).
24HEX	ERCOUT	Output ERC signal.
25hex	ERCRST	Reset ERC signal.
26hex	PRICAN	Cancel operation preregister.
27hex	PCPCAN	Cancel RCMP5 preregister.
28HEX	STAON	Act for PCS input.
29hex	LTCH	Act for LTC input.
2AHEX	SPSTA	Initiate the same operation as \overline{CSTA} input, but for the axis only.
2BHEX	PRISHF	Shift the operation preregister data.
2CHEX	PCPSHF	Shift the RCMP5 preregister data.

A.1.4	Register	Control	Command
-------	----------	---------	---------

			Read Commmand		Write Co	mmmand	2nd	Read Commmand		Write Commmand	
NO.	Register	Description	COMB0	Mnemonic	COMB0	Mnemonic	register	COMB0	Mnemonic	COMB0	Mnemonic
1	RMV	Moving amount, target position	D0HEX	RRMV	90hex	WRMV	PRMV	C0HEX	RPRMV	80hex	WPRMV
2	RFL	Initial speed	D1HEX	RFFL	91 _{HEX}	WFFL	PRFL	C1HEX	RPRFL	81 _{HEX}	WPRFL
3	RFH	Operation speed	D2HEX	RRFH	92hex	WRFH	PRFH	С2нех	RPRFH	82hex	WPRFH
4	RUR	Acceleration rate	D3hex	RRUR	93 HEX	WRUR	PRUR	СЗнех	RPRUR	83 HEX	WPRUR
5	RDR	Deceleration rate	D4HEX	RRDR	94HEX	WRDR	PRDR	C4HEX	RPRDR	84HEX	WPRDR
6	RMG	Speed magnification	D5HEX	RRMG	95нex	WRMG	PRMG	С5нех	RPRMG	85нех	WPRMG
7	RDP	Ramping-down point	D6HEX	RRDP	96hex	WRDP	PRDP	С6нех	RPRDP	86HEX	WPRDP
8	RMD	Operation mode	D7HEX	RRMD	97hex	WRMD	PRMD	С7нех	RPRMD	87hex	WPRMD
9	RIP	Center of circular interpolation	D8HEX	RRDP	98hex	WRDP	PRIP	C8HEX	RPRDP	88HEX	WPRIP
10	RUS	S-curve acceleration section	D9HEX	RRUS	99hex	WRUS	PRUS	С9нех	RPRUS	89hex	WPRRS
11	RDS	S-curve deceleration section	DAHEX	RRDS	9Ahex	WRDS	PRDS	CAHEX	RPRDS	8Ahex	WPRDS
12	RFA	Moving amount correct. speed	DBHEX	RRFA	9Bhex	WRFA					
13	RENV1	Environmental setting 1	DCHEX	RRENV1	9Chex	WRENV1					
14	RENV2	Environmental setting 2	DDHEX	RRENV2	9Dhex	WRENV2					
15	RENV3	Environmental setting 3	DEHEX	RRENV3	9Ehex	WRENV3					
16	RENV4	Environmental setting 4	DFHEX	RRENV4	9Fhex	WRENV4					
17	RENV5	Environmental setting 5	E0HEX	RRENV5	A0 _{HEX}	WRENV5					
18	RENV6	Environmental setting 6	E1 _{HEX}	RRENV6	A1 _{HEX}	WRENV6					
19	RENV7	Environmental setting 7	E2HEX	RRENV7	A2HEX	WRENV7					
20	RCUN1	Counter 1 (command position)	ЕЗнех	RRCUN1	АЗнех	WRCUN1					
21	RCUN2	Counter 2 (mechanical position)	E4HEX	RRCUN2	A4HEX	WRCUN2					
22	RCUN3	Counter 3 (deviation)	Е5нех	RRCUN3	A5HEX	WRCUN3					
23	RCUN4	Counter 4 (multi-purpose)	Е6нех	RRCUN4	A6HEX	WRCUN4					
24	RCMP1	Comparator 1 data	Е7нех	RRCMP1	A7hex	WRCMP1					
25	RCMP2	Comparator 2 data	Е8нех	RRCMP2	A8HEX	WRCMP2					
26	RCMP3	Comparator 3 data	Е9нех	RRCMP3	A9hex	WRCMP3					
27	RCMP4	Comparator 4 data	EAHEX	RRCMP4	AAHEX	WRCMP4					
28	RCMP5	Comparator 5 data	ЕВнех	RRCMP5	ABHEX	WRCMP5	PRCP5	СВнех	RPRCP5	8Bhex	WPRCP5
29	RIRQ	Event interrupt factor setting	ECHEX	RRIRQ	ACHEX	WRIRQ					
30	RLTC1	Counter 1 latch data	EDHEX	RRLTC1							
31	RLTC2	Counter 2 latch data	EEHEX	RRLTC2							
32	RLTD3	Counter 3 latch data	EFHEX	RRLTC3							
33	RLTC4	Counter 4 latch data	F0HEX	RRLTC4							
34	RSTS	Extension status	F1 _{HEX}	RRSTS							
35	REST	Error interrupt status	F2HEX	RREST							
36	RIST	Event interrupt status	F3HEX	RRIST							
37	RPLS	In-positioning counter	F4HEX	RRPLS							
38	RSPD	EZ counter, speed monitor	F5HEX	RRSPD							
39	RSDC	Ramping-down point	F6HEX	RRSDC							
40	RIPS	Interpolation status	FFHEX	RRIPS							

A.2 Setting Speed Pattern

Register	Content	Bit length	Setting range	Pre- register
RMV	In-positioning amount	28	–134,217,728 (8000000нех) to 134,217,727 (7FFFFFFнех)	PRMV
RFL	Initial (or low) speed	16	1 to 65,535 (0FFFFнех)	PRFL
RFH	Operation (or high) speed	16	1 to 65,535 (0FFFFнех)	PRFH
RUR	Acceleration rate	16	1 to 65,535 (0FFFFнех)	PRUR
RDR	Deceleration rate*	16	0 to 65,535 (0FFFFнех)	PRDR
RMG	Speed multiplication factor	12	2 to 4,095 (0FFFF _{HEX})	PRMG
RDP	Ramping-down point	24	0 to 16,777,215 (0FFFFFFнех)	PRDP
RUS	S-curve acceleration range	15	0 to 32,767 (7FFF _{HEX})	PRUS
RDS	S-curve deceleration range	15	0 to 32,767 (7FFF _{HEX})	PRDS

* If the RDR register is set at 0, the acceleration rate written to the RUR register is used for deceleration.

Sites to which register data are applied for acceleration and deceleration



A.2.1 RFL: FL Rate Setting Register, 16-bit

This register sets the speed of constant-speed operation at FL rate or the initial speed of varied-speed operation. The setting range is 1 to 65,535 (0FFFFHEX). The practical FL rate is the value obtained through the following equation:

FL rate (pps) = RFL x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

A.2.2 RFH: FH Rate Setting Register, 16-bit

This register sets the speed of constant-speed operation at FH rate or the high speed of varied-speed operation. The setting range is 1 to 65,535 (0FFFFHEX). The practical FH rate is the value obtained through the following equation:

FH rate (pps) = RFH x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

A.2.3 RUR: Acceleration Rate Setting Register, 16-bit

This register sets the acceleration rate in varied-speed operation. The setting range is 1 to 65,535 (0FFFFHEX). The setting value and acceleration time have the following relations:

In the case of linear acceleration (MSMD of RMD register = 0)

Acceleration time (s) = $\frac{(RFH - RFL) \times (RUR + 1) \times 4}{Reference clock frequency (Hz)}$

In the case of S-curve acceleration with no linear section (MSMD of RMD register = 1 and RUS register = 0)

Acceleration time (s) = $\frac{(RFH - RFL) \times (RUR + 1) \times 8}{Reference clock frequency (Hz)}$

In the case of S-curve acceleration with linear section (MSMD of RMD register = 1 and RUS register = 0)

Acceleration time (s) = $\frac{(RFH - RFL + 2 \times RUS) \times (RUR) + 1) \times 4}{Reference clock frequency (Hz)}$

A.2.4 RDR: Deceleration Rate Setting Register, 16-bit

Usually, this register sets the deceleration rate in varied-speed operation in a range of 1 to 65,535 (0FFFHEX). If the ramping-down point is automatically set, the RDR register value is used as deceleration rate. If this RDR register is set at 0, the RUR register value is used for deceleration.

When setting the ramping-down point automatically, set so that:

The deceleration time is equal to, or shorter than, (acceleration time x 2) for the independent operation;

The deceleration time is equal to the acceleration time for the interpolated operation.

If the deceleration time is longer than (acceleration time x 2) in the independent operation or if it is longer than the acceleration time in the interpolated operation, the chip may not decelerate to the FL rate before stop. In such a case, therefore, set MADJ of the RMD register at 1 to turn the FH correction function off and set MSDP of the RMD register at 1 to effect the manual setting of ramping-down point. The setting value and deceleration time have the following relations:

In the case of linear deceleration (RSMD of RMD register = 0)

Deceleration time (s) = $\frac{(\text{RFH} - \text{RFL}) \times (\text{PDR} + 1) \times 4}{\text{Reference clock frequency (Hz)}}$

In the case of S-curve deceleration with no linear section (MSMD of RMD register = 1 and RDS register = 0)

Deceleration time (s) = $\frac{(RFH - RFL) \times (RDR + 1) \times 8}{Reference clock frequency (Hz)}$

In the case of S-curve deceleration with linear section (MSMD of RMD register = 1 and RDS register > 0)

Deceleration time (s) = $\frac{(RFH - RFL + 2 \times RDS) \times (RDR + 1) \times 4}{Reference clock frequency (Hz)}$

A.2.5 RMG: Multiplication Setting Register, 12-bit

This register sets the value by which the RFL and RFH register values are multiplied to provide the practical pulse output rate. The setting range is 2 to 4,095 (OFFFHEX). The higher the setting value, the coarser the setting rate; therefore, use the smallest possible multiplication. The setting value has the following relation with the multiplication.

 $Multiplication = \frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

Typical Settings of multiplication with reference clock = 19.6608MHz

Setting value	Multiplication	Range of output pulse rate in pps
2999 (0ВВ7нех)	0.1	0.1 to 6,553.5
1499 (5DBнех)	0.2	0.2 to 13,107.0
599 (257нех)	0.5	0.5 to 32,767.5
299 (12Внех)	1	1 to 65,535
149 (95нех)	2	2 to 131,070
59 (3Внех)	5	5 to 327,675
29 (1Dнех)	10	10 to 655,350
14 (0Енех)	20	20 to 1,310,700
5 (5нех)	50	50 to 3,276,750
2 (2нех)	100	100 to 6,553,500

A.2.6 RDP: Ramping-down Point Setting Register, 24-bit

This register sets the value to determine the starting point of deceleration in acceleration/deceleration and in-positioning. Meaning of the value written to the RDP register differs depending on the ramping-down point setting method (MSDP) of the RMD register.

When MSDP of the RMD register is set at 1 (manual setting)

Set the deceleration starting point in the number of pulses in a range of 0 to 16,777,215 (0FFFFFHEX). An optimum value of the ramping-down point is obtained through the following equation.

(1) Linear deceleration (MSMD of RMD register = 0)

Optimum value (pulses) =
$$\frac{(RFH^2 - RFL^2) \times (RDR + 1)}{(RMG + 1) \times 32768}$$

However, if triangular drive is done with the FH correction function OFF (MADJ of RMD register = 1) and with RFH register value not changed, an optimum value is obtained through the following equation. (If idling control is used, substitute the value obtained by subtracting the number of idling pulses from the RMV register value for the RMV in the equation below. The number of idling pulses is 1 to 6 when IDL of RENV5 = 2 to 7.)

Optimum value (pulses) =
$$\frac{\text{RMV x (RDR + 1)}}{\text{PUR + RDR + 2}}$$

(2) S-curve deceleration with no linear section (MSMD of RMD register = 1 and RDS register = 0)

Optimum value (pulses) = $\frac{(RFH^2 - RFL^2) \times (RDR + 1) \times 2}{(RMG + 1) \times 32768}$

(3) S-curve deceleration with linear section (MSMD of RMD register = 1 and RDS register > 0)

Optimum value (pulses) =

Deceleration starts when the in-position counter value becomes equal to, or lower than RDP setting value

When MSDP of RMD register is set at 0 (automatic setting)

The RDP register value offsets the automatically set ramping-down point. The setting range is -8,388,608 (80000HEX) to 8,388,607 (7FFFFFHEX). If the offset value is positive, deceleration starts earlier and after deceleration the chip generates pulses at the FL rate. If the offset value is negative, start of deceleration is delayed. If offset is not required, set the register at 0.

If the ramping-down point setting value is smaller than the optimum value, the chip stops generating pulses at a rate higher than the FL rate. On the contrary, if the value is larger than the optimum value, the chip performs constant-speed operation at the FL rate after deceleration.

A.2.7 RUS: S-curve Acceleration Range Setting Register, 15-bit

This register sets the S-curve acceleration section in a range of 1 to 32,767 (7FFHEX). The S-curve acceleration section Ssu is obtained through the following equation:

Ssu (pps) = RUS x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

That is, S-curve acceleration is made in the sections from the FL rate to (FL rate + Ssu) and from the (FH rate – Ssu) to the FH rate. And linear acceleration is applied to the section in between. If the register is set at 0, a value obtained through internal calculation of (RFH – RFL)/2 is substituted, resulting in S-curve acceleration with no linear acceleration section.

A.2.8 RDS: S-curve Deceleration Range Setting Register, 15-bit

This register sets the S-curve deceleration section in a range of 1 to 32,767 (7FFHEX). The S-curve deceleration section SsD is obtained through the following equation:

SSD (pps) = RDS x $\frac{\text{Reference clock frequency (Hz)}}{(\text{RMG} + 1) \times 65536}$

That is, S-curve acceleration is made in the sections from the FH rate to (FH rate – SsD) and from (FL + SsD) to FL rate. If the register is set at 0, a value obtained through internal calculation of (RFH – RFL)/2 is substituted, resulting in S-curve deceleration with no linear acceleration section.

A.3 List of Labels

Label	Kind	Position	Description
A0	Pin	6	Address bus 0 (LSB)
A1	Pin	7	Address bus 1
A2	Pin	8	Address bus 2
A3	Pin	9	Address bus 3
A4	Pin	10	Address bus 4 (MSB)
ADJ1-0	Register bits	13-12, RENV6	Select moving amount correction method.
ALML	Register bit	9, RENV1	Select ALM signal input logic (0: Negative, 1: Positive)
ALMM	Register bit	8, RENV1	Select ALM signal-initiated action (0: Immediate stop, 1: Stop after deceleration)
ALMu	Pin	134	Driver alarm signal to stop U axis
ALMx	Pin	38	Driver alarm signal to stop X axis
ALMy	Pin	70	Driver alarm signal to stop Y axis
ALMz	Pin	102	Driver alarm signal to stop Z axis
AS15-0	Register bits	15-0, RSPD	Present speed monitor
BR11-0	Register bits	11-0, RENV6	Set backlash/slip correction amount.
BSYC	Register bits	14, RENV3	Operate counter 4 only during operation (BSY = low level).
BSYu	Pin	148	Output signal indicating operation in progress in U axis.
BSYx	Pin	60	Output signal indicating operation in progress in X axis.
BSYy	Pin	81	Output signal indicating operation in progess in Y axis.
BSYz	Pin	125	Output signal indicating operation in progress in Z axis.
BUFB0	Byte map	4 with Z80	Read/write from/to input/output buffer (bits 7-0).
BUFB1	Byte map	5 with Z80	Read/write from/to input/output buffer (bits 15-8).
BUFB2	Byte map	6 with Z80	Read/write from/to input/output buffer (bits 23-16).
BUFB3	Byte map	7 with Z80	Read/write from/to input/output buffer (bits 31-24).
BUFW0	Word map	4 with 8086	Read/write from/to input/output buffer (bits 15-0).
BUTW1	Word map	6 with 8086	Read/write from/to input/output buffer (bits 31-16).
C1C1-0	Register bits	1-0, RENV4	Select comparating counter of comparator 1.
C1D1-0	Register bits	6-5, RENV4	Select action initiated when comparator 1 condition is satisfied.
C1S2-0	Register bits	4-2, RENV4	Select comparing method of comparator 1.
C2C1-0	Register bits	9-8, RENV4	Select comparating counter of comparator 2.
C2D1-0	Register bits	14-13, RENV4	Select action initiated when comparator 2 condition is satisfied.
C2S2-0	Register bits	12-10, RENV4	Select comparing method of comparator 2.
C3C1-0	Register bits	17-16, RENV4	Select comparating counter of comparator 3.
C3D1-0	Register bits	22-21, RENV4	Select action initiated when comparator 3 condition is satisfied.
C3S2-0	Register bits	20-18, RENV4	Select comparing method of comparator 3.
C4C1-0	Register bits	25-24, RENV4	Select comparating counter of comparator 4.
C4D1-0	Register bits	31-30, RENV4	Select action initiated when comparator 4 condition is satisfied.
C4S3-0	Register bits	29-26, RENV4	Select comparing method of comparator 4.
C5C2-0	Register bits	2-0, RENV5	Select comparating counter of comparator 5.
C5D1-0	Register bits	7-6, RENV5	Select action initiated when comparator 5 condition is satisfied.
C5S2-0	Register bits	5-3, RENV5	Select comparing method of comparator 5.
CEMG	Pin	170	Emergency stop signal
Cl21-20	Register bits	9-8, RENV3	Select the input of counter 2 (mechanical position).
Cl31-20	Register bits	11-10, RENV3	Select the input of counter 3 (deviation).
CI41-40	Register bits	13-12, RENV3	Select the input of counter 4 (multi-purpose).
CLK	Pin	164	Reference clock (19.6608MHz standard)
CLR1-0	Register bits	21-20, RENV1	Select CLR input mode.
CLRu	Pin	151	Clear counters of U axis.
CLRx	Pin	50	Clear counters of X axis.
CLRy	Pin	86	Clear counters of Y axis.
CLRz	Pin	114	Clear counters of Z axis.
CMEMG	Command	05нех	Emergency stop
CMSTA	Command	06нех	Output CSTA (simultaneous start) signal.
CMSTP	Command	07нех	Output CSTP (simultaneous stop) signal.

1 -1 -1	IZ:n al	Destition	Develoption
	Kina	Position	Description
CND3-1	Register bits	3-0, RSTS	Operation status monitor
CNTD	Command	56нех	Output remaining pulses at FH rate with deceleration at the end.
CMTFH	Command	55нех	Output remaining pulses at FH rate with no deceleration at the end.
CMTFL	Command	54нех	Output remaining pulses in FL rate.
CNTUD	Command	57нех	Output remaining pulses at FH rate with accel. at the start and decel. at the end.
COMB0	Byte map	0 with Z80	Write control command.
COMB1	Byte map	1 with Z80	Designate axis.
COMW	Word map	0 with 8086	Designate axis and write control command.
Counter 1	Circuit		28-bit counter to control command position.
Counter 2	Circuit		28-bit counter to control mechanical position.
Counter 3	Circuit		16-bit counter to count deviation.
Counter 4	Circuit		28-bit universal counter
	Pin	3	Chip select signal
	Pin	168	Simultaneous start signal
	Pin	160	
	Register bit	24 DENIV2	Operate counter 2 (mechanical position) over during backlash/slip correction
	Register bit	16 DENVO	Let CLD eignel react equator Q (mechanical position)
	Register bit	10, REINV3	Let CLR signal reset counter 2 (mechanical position).
CUIR	Register bit	20, RENV3	Lets completion of origin return reset conter 2 (mechanical position).
CU2B	Register bit	25, RENV3	Operate counter 2 (mechanical position) even during backlash/slip correction.
CU2C	Register bit	17, RENV3	Lets CLR signal reset counter 2 (mechanical position).
CU2H	Register bit	29, RENV3	Stop counter 2 (mechanical position) from counting.
CU2R	Register bit	21, RENV3	Let completion of origin return rest counter 3 (deviation).
CU3B	Register bit	26, RENV3	Operate counter 3 (deviation) even during backlash/slip correction.
CU3C	Register bit	18, RENV3	Let CLR signal reset counter 4 (multi-purpose).
CU3H	Register bit	30, RENV3	Stop counter 3 (deviation) from counting.
CU3R	Register bit	22, RENV3	Let completion of origin return reset counter 3 (deviation).
CU4B	Register bit	27, RENV3	Operate counter 4 (multi-purpose) even during backlash/slip correction.
CU4C	Register bit	19, RENV3	Let CLR signal reset counter 4 (multi-purpose).
CU4H	Register bit	31. RENV3	Stop counter 4 (multi-purpose) from counting.
CU4R	Register bit	23. BENV3	Let completion of origin return resets counter 1 (command position).
	Command	20HEX	Beset counter 1 (command position)
	Command		Beset counter 2 (mechanical position)
	Command	27112	Beset counter 3 (deviation)
	Command	23	Beset counter 4 (multi-purpose)
CON4h	Command	ZUHEA	
	Din	15	
	FIII	15	Data bus 0 (LSB)
 	Pin	10	Data bus 1
D10	Pin	27	Data bus 10
D11	Pin	28	Data bus 11
D12	Pin	29	Data bus 12
D13	Pin	30	Data bus 13
D14	Pin	31	Data bus 14
D15	Pin	32	Data bus 15 (MSB)
D2	Pin	18	Data bus 2
D3	Pin	19	Data bus 3
D4	Pin	20	Data bus 4
D5	Pin	21	Data bus 5
D6	Pin	22	Data bus 6
D7	Pin	23	Data bus 7
D8	Pin	24	Data bus 8
D9	Pin	26	Data bus 9
DIRu	Pin	146	Motor drive direction signal for U axis
DIRx	Pin	58	Motor drive direction signal for X axis
	Pin	79	Motor drive direction signal for Y axis
	Pin	103	Motor drive direction signal for 7 axis
	Pogister bit	120 07 DENN/1	Internation on the uncertain signal for 2 dats
			Calact DR/ DR input lagis (0. Narative de Dasitive)
DKL	Hegister bit	25, KENV1	Select +שא/–שא input logic (u; Negative, 1: Positive).

Label	Kind	Position	Description
+DRu	Pin	141	Manual input (+) for U axis
–DRu	Pin	142	Manual input (-) for U axis
+DRx	Pin	46	Manual input (+) for X axis
–DRx	Pin	47	Manual input (–) for X axis
+DRy	Pin	82	Manual input (+) for Y axis
-DRy	Pin	83	Manual input (-) for Y axis
+DRz	Pin	110	Manual input (+) for Z axis
-DRz	Pin	111	Manual input (-) for Z axis
DTMF	Register bit	28, RENV1	Turns direction change timer (0.2ms) off.
	-		
EAu	Pin	135	Encoder A phase signal for U axis
EAx	Pin	40	Encoder A phase signal for X axis
EAy	Pin	71	Encoder A phase signal for Y axis
EAz	Pin	103	Encoder A phase signal for Z axis
EBu	Pin	136	Encoder B phase signal for U axis
EBx	Pin	41	Encoder B phase signal for X axis
EBy	Pin	72	Encoder B phase signal for Y axis
EBz	Pin	104	Encoder B phase signal for Z axis
ECZ3-0	Register bits	19-16, RSPD	Allow reading of EZ counter value for origin return.
EDIR	Register bit	22, RENV2	Reverse EA/EB input counting direction.
EIM1-0	Register bits	21-20, RENV2	Select EA/EB input specification.
EIP	Register bit	13, REST	Let stop of an axis during interpolation initiate simultaneous stop.
ELLu	Pin	174	Select end limit signal input logic of U axis.
ELLx	Pin	171	Select end limit signal input logic of X axis.
ELLy	Pin	172	Select end limit signal input logic of Y axis.
ELLz	Pin	173	Select end limit signal input logic of Z axis.
ELM	Register bit	3, RENV1	Select EL signal-initiated action (0: immediate stop, 1: Stop after deceleration).
+ELu	Pin	130	(+) end limit signal of U axis
–ELu	Pin	131	(-) end limit signal of U axis
+ELx	Pin	34	(+) end limit signal of X axis
–ELx	Pin	35	(-) end limit signal of X axis
+ELy	Pin	66	(+) end limit signal of Y axis
-ELy	Pin	67	(-) end limit signal of Y axis
+ELz	Pin	97	(+) end limit signal of Z axis
–ELz	Pin	98	(-) end limit signal of Z axis
EPW2-0	Register bits	14-12, RENV1	Select pulsewidth of ERC output signal.
ERCL	Register bit	15, RENV1	Select ERC signal output logic (0: Negative, 1: Positive).
ERCOUT	Command	24HEX	Output ERC signal.
ERCRST	Command	25HEX	Reset ERC signal which is set for level output.
ERCu	Pin	147	Clear driver's deviation of U axis.
ERCx	Pin	59	Clear driver's deviation of X axis.
ERCy	Pin	80	Clear driver's deviation of Y axis.
ERCz	Pin	124	Clear driver's deviation of Z axis.
EROE	Register bit	10, RENV1	Automatic output of ERC signal
EROR	Register bit	11, RENV1	Automatic output of ERC signal upon completion of origin return
ESAL	Register bit	7, REST	ALM signal stops operation.
ESAO	Register bit	15, REST	In-position counter overflows.
ESC1	Register bit	0, REST	Stop due to comparator 1 condition satsified (+SL)
ESC2	Register bit	1, REST	Stop due to comparator 2 condition satisfied (-SL)
ESC3	Register bit	2, REST	Stop due to comparator 3 condition satisfied (out-of-step detected)
ESC4	Register bit	3, REST	Stop due to comparator 4 condition satisfied
ESC5	Register bit	4, REST	Stop due to comparator 5 condition satisfied
ESDT	Register bit	12, REST	Stop due to abnormal operation data
ESEE	Register bit	16, REST	Occurrence of EA/EB input error
ESEM	Register bit	9, REST	Stop due to CEMG input signal
ESML	Register bit	6, REST	Stop due to -EL input ON
ESOL	Register bit	11. REST	Suspension of moving amount limit in origin return or origin escape.

Label	Kind	Position	Description
ESPE	Register bit	17, REST	Occurrence of PA/PB input error
ESPL	Register bit	5, REST	Stop due to +EL input ON
ESPO	Register bit	14, REST	PA/PB input buffer counter overflows.
ESSD	Register bit	10, REST	Stop after deceleration due to SD input ON.
ESSP	Register bit	8, REST	Stop due to CSTP input ON.
EZL	Register bit	23. RENV2	Select EZ signal input logic (0: Falling edge, 1: Rising edge).
EZu	Pin	137	Encoder Z-phase signal of U axis
EZx	Pin	42	Encoder Z-phase signal of X axis
EZv	Pin	73	Encoder Z-phase signal of Y axis
EZz	Pin	106	Encoder Z-phase signal of Z axis
	Register bit	17-16. RENV1	Set ERC signal OFF timer.
E7D3-0	Register bit	7 4 BENV3	Set E7 counter for origin return
		., .,	
FCHGH	Command	41HEX	Immeidately change to FH rate.
FCHGI	Command	40нех	Immediately change to FL rate
FLTR	Register bit	26. BENV1	Insert input filter.
FSCHH	Command	43HEX	Change to FH rate by acceleration.
FSCHI	Command	42HEX	Change to FL rate by deceleration
FT15-0	Register bit	31-16 BENV7	Set FT time for vibration suppression
1110 0		01 10, 1121007	
IDC2-0	Register hits	22-20 BSPD	Monitor the number of idling pulses (0 to 7)
IDI 2-0	Register bits	10-8 BENV5	Set the number of idling pulses (0 to 7)
	Pin	1	Select CPL Linterface mode 0
 	Pin	2	Select CPI Linterface mode 1
	Pin	14	
	Register hit	22 BENIV1	Select INP signal input logic (0: Negative 1: Positive)
	Pin	150	In-nosition signal input of Llavis
	Pin	190	In-position signal input of X axis
	Pin	85	In-position signal input of X axis
	Pin	113	In-position signal input of 7 axis
	Pin	11	Interrupt request signal
	Register bit	20 RENIV1	
	Sub status bit		Pood P7 P0 pin status
	Bute man	2 with 780	Read F7-F0 pill status.
	Begister bit		CCW circular interpolation in progress
	Register bit	19,1110	CW circular interpolation in progress
	Register bit		Linear interpolation in progress
	Register bit		Linear interpolation in progress with moving amount set by main axis
	Register bit		Linear interpolation with V axis as main axis to designate moving amount
	Register bit		Linear interpolation with X axis as main axis to designate moving amount
	Register bit		Linear interpolation with 7 axis as main axis to designate moving amount
	Register bit		Linear interpolation with 2 axis as main axis to designate moving amount
	Register bit	10, RIPS	U axis designates the rate of composite speed constant operation.
		12, RIPS	X axis designates the rate of composite speed constant operation.
	Register bit	13, RIPS	Y axis designates the rate of composite speed constant operation.
	Register bit	14, RIPS	Z axis designates the rate of composite speed constant operation.
			Normal linear interpolation in progress
	Register bit	3, RIPS	U axis is in normal linear interpolation mode.
	Register bit	U, RIPS	X axis is in normal linear interpolation mode.
			r axis is in normal linear interpolation mode.
	Register bit		Z axis is in normal linear interpolation mode.
IPSu	Register bit		U axis is in normal circular interpolation mode.
IPSx	Register bit		X axis is in normal circular interpolation mode.
IPSy	Register bit		Y axis is in normal circular interpolation mode.
IPSz	Register bit	10, RIPS	Z axis is in normal circular interpolation mode.
IRC1	Register bit	8, RIPS	INI signal valid when comparator 1 condition is satisfied.
IRC2	Register bit	9, RIPS	INT signal valid when comparator 2 condition is satisfied.
IRC3	Register bit	10, RIPS	INT signal valid when comparator 3 condition is satisfied.

IRC4 Register bit 11, RIRO INT signal valid when comparator 4 condition is satisfied. IRC5 Register bit 13, RIRO INT signal valid when -CRA signal is input and counters are reset. IRD6 Register bit 17, RIRO INT signal valid when -CRA signal is input and counters are reset. IRD7 Register bit 17, RIRO INT signal valid upon compating decembran. IRD8 Register bit 6, RIRO INT signal valid upon compating decembran. IRD7 Register bit 14, RIRO INT signal valid when -CRA context. IRD7 Register bit 14, RIRO INT signal valid when 2nd preregister for comparator 5 is write-enabled. IRN7 Register bit 18, RIRO INT signal valid when CRS input turns on. IRN8 Register bit 18, RIRO INT signal valid when CRS input turns on. IRN8 Register bit 18, RIRO INT signal valid when CRS input turns on. IRN8 Register bit 18, RIRO INT signal valid when CRS input turns on. IRN8 Register bit 18, RIRO INT signal valid when CRS input turns on. IRN8 Register bit 18, RIRO INT signal valid when CRS input turns on. <t< th=""><th>Label</th><th>Kind</th><th>Position</th><th>Description</th></t<>	Label	Kind	Position	Description
IRC: Register bit 12, RIRO INT signal valid when CAR signal is input and counters are reset. IRDE Register bit 7, RIRO INT signal valid when CAR signal is input and counters are reset. IRDR Register bit 7, RIRO INT signal valid when CAR signal is input and counters are reset. IRDR Register bit 7, RIRO INT signal valid when CPR or DN input changes. IRDR Register bit 14, RIRO INT signal valid when CPS or DN input changes. IRNN Register bit 3, RIRO INT signal valid when CPS or operation is write-enabled. IRNN Register bit 13, RIRO INT signal valid when CPS input turns on. INT signal valid when CPS input turns on. IRNR Register bit 14, RIRO INT signal valid when CPS input turns on. INT signal valid when CPS input turns on. IRUE Register bit 5, RIRO INT signal valid when CPS input turns on. INT signal valid when CPS input turns on. IRUE Register bit 10, RIRO INT signal valid when CPS input turns on. INT signal valid when CPS input turns on. IRUE Register bit 18, RIRO INT signal valid when CPS input turns on. <t< td=""><td>IRC4</td><td>Register bit</td><td>11. RIBQ</td><td>INT signal valid when comparator 4 condition is satisfied.</td></t<>	IRC4	Register bit	11. RIBQ	INT signal valid when comparator 4 condition is satisfied.
IRCL Register bit 13, RIRQ INT signal valid upon completing deceleration. IRDR Register bit 7, RIRQ INT signal valid upon completing deceleration. IRDR Register bit 7, RIRQ INT signal valid upon completing deceleration. IRDR Register bit 6, RIRQ INT signal valid at one and deceleration. IRDR Register bit 14, RIRQ INT signal valid when and processiter for comparator 5 is write-enabled. IRNN Register bit 14, RIRQ INT signal valid when and processiter for operation is write-enabled. IRNN Register bit 15, RIRQ INT signal valid when CST input turns on and latches counter value. IRNX Register bit 16, RIRQ INT signal valid upon completing acceleration. IRUE Register bit 18, RIRQ INT signal valid upon completing acceleration. IRUE Register bit 4, RIRQ INT signal valid upon completing acceleration. IRUE Register bit 18, RIRT Comparator 2 condition satisfied. ISC2 Register bit 10, RIST Comparator 2 condition satisfied. ISC3 Register bit 11,	IBC5	Register bit	12. RIRQ	INT signal valid when comparator 5 condition is satisfied.
IRDE Register bit 17. RIRO INT signal valid upon competing deceleration. IRDR Register bit 17. RIRO INT signal valid at the start of deceleration. IRDR Register bit 0. RIRO INT signal valid at the start of deceleration. IRTR Register bit 0. RIRO INT signal valid at the start of deceleration. IRND Register bit 3. RIRO INT signal valid when 2nd preregister for comparator 5 is write-enabled. IRNN Register bit 3. RIRO INT signal valid when PAC preregister for comparator 5 is write-enabled. IRNN Register bit 1. RIRO INT signal valid when PAC preregister for comparator 5 is write-enabled. IRNN Register bit 16. RIRO INT signal valid when CST& input turns on. IRSD Register bit 16. RIRO INT signal valid when CST& input turns on. IRUE Register bit 9. RIST Comparator 5 condition satisfied. ISC2 Register bit 9. RIST Comparator 5 condition satisfied. ISC2 Register bit 17. RIST At the start of deceleration ISC2 Register bit 17. RIST	IBCI	Register bit	13. RIRQ	INT signal valid when CLR signal is input and counters are reset.
IPDR Register bit 17. RIRO INT signal valid at her start of deceleration. IREN Register bit 6. RIRO INT signal valid at normal stop. IRL Register bit 0. RIRO INT signal valid at normal stop. IRL Register bit 1.4. RIRO INT signal valid when 2/d preregister for comparator 5 is write-enabled. IRNM Register bit 1.8. RIRO INT signal valid when 2/d preregister for comparator 5 is write-enabled. IRNM Register bit 1.8. RIRO INT signal valid when 2/d preregister for comparator 5 is write-enabled. IRNA Register bit 1.8. RIRO INT signal valid when 2/d preregister for comparator 5 contentons on some soccessively. IROL Register bit 1.8. RIRO INT signal valid when CST input turns on . IRUE Register bit 1.8. RIRO INT signal valid when SD input turns on . IRUE Register bit 1.8. RIRO INT signal valid when SD input turns on . IRUE Register bit 1.8. RIRO INT signal valid when SD input turns on . IRUE Register bit 1.8. RIRO INT signal valid white Signal valid when SD input turns on .	IRDE	Register bit	7. RIRQ	INT signal valid upon completing deceleration.
IRDS Register bit 6, RIRO INT signal valid at the start of deceleration. IREN Register bit 0, RIRO INT signal valid when LIC signal latches counter. IRNM Register bit 3, RIRO INT signal valid when Znd preregister for comparators is write-enabled. IRNM Register bit 3, RIRO INT signal valid when Znd preregister for comparators is write-enabled. IRNM Register bit 1, RIRO INT signal valid when Znd preregister for comparators is write-enabled. IRNX Register bit 1, RIRO INT signal valid when Znd preregister for comparators is write-enabled. IRNS Register bit 1, RIRO INT signal valid when SD input turns on. IRUS Register bit 4, RIRO INT signal valid when SD input turns on. IRUS Register bit 1, RIRO INT signal valid when SD input turns on. IRUS Register bit 1, RIRO INT signal valid when SD input turns on. IRUS Register bit 1, RIRO INT signal valid when SD input turns on. IRUS Register bit 1, RIRO Comparator 2 condition satisfied. ISCA Register bit	IRDR	Register bit	17. RIBQ	INT signal valid when +DR or -DR input changes.
IREN Register bit 0, RIRO INT signal valid wind a normal stop. IRLT Register bit 14, RIRO INT signal valid when 2/nd preregister for comparator 5 is write-enabled. IRNM Register bit 1, RIRO INT signal valid when 2/nd preregister for comparator 5 is write-enabled. IRNM Register bit 1, RIRO INT signal valid when 2/nd preregister for comparator 5 is write-enabled. IRNX Register bit 15, RIRO INT signal valid when CRG input turns on and latches counter value. IRSA Register bit 5, RIRO INT signal valid when CSR input turns on. IRUE Register bit 6, RIRO INT signal valid at the start of acceleration. IRUE Register bit 16, RIRO INT signal valid at the start of acceleration. ISC1 Register bit 10, RIST Comparator 2 condition satisfied. ISC4 Register bit 10, RIST Comparator 2 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and latches counter value. ISDE Register bit 14, RIST At the start of acceleration ISDR Register bit	IRDS	Register bit	6. RIRQ	INT signal valid at the start of deceleration.
IRLT Register bit 14, RIRO INT signal valid when LTC signal latches counter. IRND Register bit 3, RIRO INT signal valid when 2nd preregister for comparator 5 is write-enabled. IRNM Register bit 1, RIRO INT signal valid when 2nd preregister for comparators 5 is write-enabled. IRNX Register bit 1, RIRO INT signal valid when CRS input turns on and latches counter value. IRNA Register bit 16, RIRO INT signal valid when SD input turns on. IRUE Register bit 5, RIRO INT signal valid when SD input turns on. IRUE Register bit 6, RIRO INT signal valid when SD input turns on. IRUE Register bit 8, RIRO INT signal valid when SD input turns on. IRUE Register bit 8, RIRO INT signal valid when SD input turns on. IRUE Register bit 8, RIRO INT signal valid when SD input turns on. IRUE Register bit 8, RIRO INT signal valid when SD input turns on. IRUE Register bit 1, RIRT Comparator 5 condition satisfied. ISCA Register bit 1, RIRT Co	IREN	Register bit		INT signal valid at normal stop
IRND Register bit 3, RIRQ INT signal valid when 2nd preregister for comparator 5 is write-enabled. IRNM Register bit 2, RIRQ INT signal valid when 2nd preregister for operation is owne-enabled. IRNX Register bit 1, RIRQ INT signal valid when the next operation is owne-enabled. IRNX Register bit 15, RIRQ INT signal valid when CST input turns on and latches counter value. IRSD Register bit 16, RIRQ INT signal valid when CST input turns on. IRUE Register bit 8, RIRC Comparator 2 condition satisfied. ISC1 Register bit 8, RIRT Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 2 condition satisfied. ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC5 Register bit 12, RIST Comparator 5 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISD5 Register bit 14, RIST At the start of deceleration ISEN Register bit 14, RIST Preregister for comparator		Register bit	14. BIBO	INT signal valid when LTC signal latches counter.
IRNM Register bit 2,RIRQ INT signal valid when 2nd preregister for operation is write-enabled. IRNX Register bit 1, RIRQ INT signal valid when CRG input turns on and latches counter value. IRSA Register bit 15, RIRQ INT signal valid when CRG input turns on. IRSD Register bit 16, RIRQ INT signal valid when SD input turns on. IRUE Register bit 5, RIRQ INT signal valid when SD input turns on. IRUE Register bit 6, RIST Comparator 1 condition satisfied. ISC2 Register bit 9, RIST Comparator 2 condition satisfied. ISC3 Register bit 11, RIST Comparator 3 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 14, RIST When CL signal turns on and latches counter value. ISDN Register bit 14, RIST When LTC signal turns on and latches counter value. ISDN Register bit 3, RIST 2 nd preregister for comparator 5 is write-enabled. ISDN Register bit 3, RIST 2 nd preregister for		Register bit	3. BIBQ	INT signal valid when 2nd preregister for comparator 5 is write-enabled.
IRNX Register bit 1, RIRQ INT signal valid when the next operation is done successively. IROL Register bit 15, RIRQ INT signal valid when CST input turns on and latches counter value. IRSA Register bit 16, RIRQ INT signal valid when CST input turns on. IRUE Register bit 5, RIRQ INT signal valid when CST input turns on. IRUE Register bit 4, RIRQ INT signal valid when CST input turns on. IRUE Register bit 8, RIRT Comparator 2 condition satisfied. ISC2 Register bit 10, RIST Comparator 2 condition satisfied. ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC4 Register bit 12, RIST Comparator 4 condition satisfied. ISC4 Register bit 14, RIST When CLR signal turns on and resets counters. ISDE Register bit 14, RIST When CLR signal turns on and latches counter value. ISND Register bit 14, RIST When the next operation is successively started. ISND Register bit 14, RIST Pregister bit 15, RIST<	IRNM	Register bit	2.BIBQ	INT signal valid when 2nd preregister for operation is write-enabled.
IROL Register bit 15, RIRQ INT signal valid when ORG input turns on and latches counter value. IRSA Register bit 18, RIQ INT signal valid when ORG input turns on. IRUE Register bit 5, RIRQ INT signal valid when SD input turns on. IRUE Register bit 5, RIRQ INT signal valid when SD input turns on. IRUE Register bit 5, RIRQ INT signal valid when SD input turns on. ISC1 Register bit 8, RIST Comparator 3 condition satisfied. ISC2 Register bit 11, RIST Comparator 3 condition satisfied. ISC4 Register bit 11, RIST Comparator 3 condition satisfied. ISC4 Register bit 13, RIST At the of deceleration ISDE Register bit 14, RIST When ICC signal turns on and latches counter value. ISIN Register bit 14, RIST When ICC signal turns on and latches counter value. ISIN Register bit 14, RIST When ICC signal turns on. ISIN Register bit 14, RIST When the experiation is successively started. ISIN	IRNX	Register bit	1. BIBQ	INT signal valid when the next operation is done successively.
IRSA Register bit 18, RIQ INT signal valid when CSTA input turns on. IRSD Register bit 16, RIRQ INT signal valid upon completing acceleration. IRUE Register bit 5, RIRQ INT signal valid upon completing acceleration. IRUS Register bit 8, RIST Comparator 1 condition satisfied. ISC1 Register bit 9, RIST Comparator 1 condition satisfied. ISC2 Register bit 10, RIST Comparator 5 condition satisfied. ISC3 Register bit 11, RIST Comparator 5 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 13, RIST When CLR signal turns on and resets counter value. ISDE Register bit 14, RIST When LTC signal turns on and resets counter value. ISDN Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 9, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 16, RIST	IBOI	Register bit	15. RIRQ	INT signal valid when ORG input turns on and latches counter value.
IRSD Register bit 16, RIRQ INT signal valid when SD input turns on. IRUE Register bit 5, RIRQ INT signal valid upon completing acceleration. IRUE Register bit 8, RIRT Comparator 1 condition satisfied. ISC1 Register bit 9, RIST Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 3 condition satisfied. ISC4 Register bit 10, RIST Comparator 4 condition satisfied. ISC5 Register bit 13, RIST Comparator 5 condition satisfied. ISC4 Register bit 6, RIST At the ond of deceleration ISDE Register bit 6, RIST At the ond of deceleration ISDR Register bit 10, RIST At automatic stop ISLT Register bit 18, RIST -DR signal turns on. ISND Register bit 18, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 18, RIST -DR signal turns on. ISNA ISNA Register bit 17, RIST 4nd register bit soluta. RIST ISNN Register bit	IRSA	Register bit	18, BIQ	INT signal valid when CSTA input turns on
IRUE Register bit 5, RIRQ INT signal valid upon completing acceleration. IRUS Register bit 4, RIRQ INT signal valid at the start of acceleration. ISC1 Register bit 9, RIST Comparator 1 condition satisfied. ISC2 Register bit 0, RIST Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 3 condition satisfied. ISC4 Register bit 10, RIST Comparator 5 condition satisfied. ISC5 Register bit 12, RIST Comparator 5 condition satisfied. ISC4 Register bit 6, RIST At the end of deceleration ISDS Register bit 6, RIST At the end of deceleration ISDN Register bit 10, RIST At automatic stop ISLT Register bit 18, RIST OPR engister bit so swrite-enabled. ISND Register bit 1, RIST 2nd preregister for operation is successively started. ISNA Register bit 19, RIST CSTA signal turns on. ISA Register bit 19, RIST CSTA signal turns on.<	IBSD	Register bit	16, RIRQ	INT signal valid when SD input turns on.
IRUS Register bit 4, RIRQ INT signal valid at the start of acceleration. ISC1 Register bit 8, RIST Comparator 1 condition satisfied. ISC2 Register bit 10, RIST Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 3 condition satisfied. ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC5 Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 6, RIST At the end of deceleration ISDN Register bit 6, RIST At the start of deceleration ISDN Register bit 18, RIST -DR signal turns on and latches counter value. ISND Register bit 18, RIST -DR signal turns on and latches counter value. ISND Register bit 2, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 1, RIST When ITC signal turns on. ISSO ISOL Register bit 1, RIST CMP signal turns on. ISSO ISSD Register bit 1, RIST At the signal turns on. ISSO <td>IRUE</td> <td>Register bit</td> <td>5. RIRQ</td> <td>INT signal valid upon completing acceleration.</td>	IRUE	Register bit	5. RIRQ	INT signal valid upon completing acceleration.
ISC1 Register bit 8, RIST Comparator 1 condition satisfied. ISC2 Register bit 9, RIST Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 3 condition satisfied. ISC4 Register bit 11, RIST Comparator 3 condition satisfied. ISC5 Register bit 12, RIST Comparator 5 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISD5 Register bit 0, RIST At the end of deceleration ISD7 Register bit 0, RIST At the end of deceleration ISD8 Register bit 0, RIST At automatic stop ISL1 Register bit 0, RIST At automatic stop ISD0 Register bit 14, RIST -DP signal turns on and latches counter value. ISNA Register bit 13, RIST 2nd preregister for comparator 5 is write-enabled. ISNA Register bit 15, RIST 2RG signal turns on. ISO4 Register bit 16, RIST Stignal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISSA Register bit 16, RIST At the end of acceleration ISSD Register bit	IBUS	Register bit	4. BIBQ	INT signal valid at the start of acceleration.
ISC2 Register bit 9, RIST Comparator 2 condition satisfied. ISC3 Register bit 10, RIST Comparator 4 condition satisfied. ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC5 Register bit 12, RIST Comparator 4 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 6, RIST At the end of deceleration ISDE Register bit 0, RIST At automatic stop ISLT Register bit 18, RIST 2nd preregister for comparator 5 is write-enabled. ISMD Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISND Register bit 1, RIST When the next operation is successively started. ISOL Register bit 1, RIST ORG signal turns on. ISSD Register bit 18, RIST Sol aginal turns on. ISSD Register bit 19, RIST Sol aginal turns on. ISSD Register bit 18, RIST At the end of acceleration ISSD Register bit 18, RIST <	ISC1	Register bit	8. BIST	Comparator 1 condition satisfied
ISC3 Register bit 10, RIST Comparator 3 condition satisfied. ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC5 Register bit 13, RIST Comparator 5 condition satisfied. ISC4 Register bit 13, RIST When CLR signal turns on and resets counters. ISD5 Register bit 6, RIST At the end of deceleration ISD8 Register bit 0, RIST At the end of deceleration ISD7 Register bit 0, RIST At automatic stop ISM Register bit 14, RIST When LTC signal turns on. ISND Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 3, RIST 2nd preregister for operation is write-enabled. ISNA Register bit 15, RIST ORG signal turns on. ISSA Register bit 15, RIST ORG signal turns on. ISSA Register bit 16, RIST SD input turns on. ISSA Register bit 16, RIST At the start of acceleration ISUE Register bit 16, RIST At the start of acceleration </td <td>ISC2</td> <td>Register bit</td> <td>9. RIST</td> <td>Comparator 2 condition satisfied.</td>	ISC2	Register bit	9. RIST	Comparator 2 condition satisfied.
ISC4 Register bit 11, RIST Comparator 4 condition satisfied. ISC5 Register bit 12, RIST Comparator 5 condition satisfied. ISCL Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 6, RIST At the end of deceleration ISDS Register bit 6, RIST At automatic stop ISLT Register bit 18, RIST DAt signal turns on. ISND Register bit 18, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 2, RIST 2nd preregister for comparator 5 is write-enabled. ISNA Register bit 1, RIST Under register for operation is successively started. ISOL Register bit 17, RIST ORG signal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISSD Register bit Serves for LIC input (counter latch). ISUE Register bit 5, RIST At the end of acceleration ISSD Register bit Serves for LIC input (counter latch). ISUE Register bit 18, RIST At the start of acceleration ISSD ISSD	ISC3	Register bit	10. BIST	Comparator 3 condition satisfied
ISC5 Register bit 12, RIST Comparator 5 condition satisfied. ISC1 Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 6, RIST At the end of deceleration ISDR Register bit 0, RIST At the start of deceleration ISEN Register bit 0, RIST At automatic stop ISLT Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 18, RIST -DR signal turns on. Ismain ISND Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNA Register bit 17, RIST ORG signal turns on. Issa ISOL Register bit 15, RIST ORG signal turns on. Issa ISSA Register bit 16, RIST SD input turns on. Issa ISSA Register bit 16, RIST At the end of acceleration Issa ISUE Register bit 2, RIST At the start of acceleration Issa ISUE	ISC4	Register bit	11, BIST	Comparator 4 condition satisfied
ISCL Register bit 13, RIST When CLR signal turns on and resets counters. ISDE Register bit 7, RIST At the end of deceleration ISDS Register bit 0, RIST At the start of deceleration ISDS Register bit 0, RIST At automatic stop ISLT Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNN Register bit 1, RIST When the next operation is write-enabled. ISNA Register bit 1, RIST When the next operation is write-enabled. ISNA Register bit 17, RIST PDR signal turns on. ISSA Register bit 17, RIST DRG signal turns on. ISSA Register bit 19, RIST Stop input turns on. ISSA Register bit 16, RIST SD input turns on. ISUS Register bit 4, RIST At the start of acceleration ISUS Register bit 28, RENV1 Se reves for LTC input (counter latch). <	<u>ISC5</u>	Register bit	12, BIST	Comparator 5 condition satisfied
ISDE Register bit 7, RIST At the end of deceleration ISDS Register bit 6, RIST At the start of deceleration ISEN Register bit 6, RIST At automatic stop ISEN Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNN Register bit 1, RIST When the next operation is write-enabled. ISNX Register bit 1, RIST When the next operation is write-enabled. ISNA Register bit 17, RIST When the next operation is write-enabled. ISOL Register bit 17, RIST ORG signal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISUE Register bit 6, RIST At the end of acceleration ISUS Register bit 4, RIST At the start of acceleration ISUS Register bit 2, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Register bit 23, RENV1 <td< td=""><td>ISCI</td><td>Register bit</td><td>13, BIST</td><td>When CLB signal turns on and resets counters.</td></td<>	ISCI	Register bit	13, BIST	When CLB signal turns on and resets counters.
ISDS Register bit 6, RIST At the start of deceleration ISEN Register bit 0, RIST At the start of deceleration ISET Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 18, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 2, RIST 2nd preregister for operation is write-enabled. ISNM Register bit 1, RIST When the next operation is write-enabled. ISNA Register bit 15, RIST ORG signal turns on and latches counter value. ISPD Register bit 17, RIST +DR signal turns on. ISSA Register bit 16, RIST SD input turns on. ISSA Register bit 5, RIST At the start of acceleration ISUE Register bit 5, RIST At the start of acceleration ISUE Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Register bit 152 Latch input of Y axis Latch input of Y axis LTCQ Pin 51 Latch input of Y axis LITC2	ISDE	Register bit	7. BIST	At the end of deceleration
INSEN Register bit 0, RIST At automatic stop ISLT Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNN Register bit 2, RIST 2nd preregister for operation is write-enabled. ISNN Register bit 1, RIST When the next operation is successively started. ISOL Register bit 17, RIST +DR signal turns on. ISSA Register bit 17, RIST +DR signal turns on. ISSD Register bit 16, RIST St signal turns on. ISSD Register bit 5, RIST At the end of acceleration ISUE Register bit 4, RIST At the start of acceleration ISUE Register bit 29HEX Serves for LTC input (counter latch). LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 13, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCU Pin 15 Latch input of Y axis Latch input of Y axis LTCQ Pi	ISDS	Register bit	6. BIST	At the start of deceleration
ISLT Register bit 14, RIST When LTC signal turns on and latches counter value. ISMD Register bit 18, RIST -DR signal turns on. ISND Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNN Register bit 1, RIST 2nd preregister for operation is write-enabled. ISNX Register bit 1, RIST When the next operation is successively started. ISOL Register bit 17, RIST +DR signal turns on and latches counter value. ISPD Register bit 19, RIST CSTA signal turns on. ISSA Register bit 19, RIST SD input turns on. ISUE Register bit 5, RIST At the end of acceleration ISUS Register bit 4, RIST At the start of acceleration ICCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Register bit 14, RISV5 Latch input of X axis LTCQ Pin 51 Latch input of X axis LTCL Register bit 14, RENV5 Latch input of X axis LTCZ Pin 151	ISFN	Register bit	0, BIST	At automatic stop
ISMD Register bit 18, RIST -DR signal turns on. ISND Register bit 3, RIST 2nd preregister for comparator 5 is write-enabled. ISNM Register bit 1, RIST 2nd preregister for operation is write-enabled. ISNX Register bit 1, RIST 2nd preregister for operation is write-enabled. ISNX Register bit 15, RIST ORG signal turns on and latches counter value. ISPD Register bit 17, RIST +DR signal turns on. ISSA Register bit 16, RIST Stringul turns on. ISUE Register bit 4, RIST At the end of acceleration ISUS Register bit 4, RIST At the start of acceleration ISUS Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Pin 152 Latch input of V axis LTCV Pin 151 Latch input of Y axis LTCV Pin 115 Latch input of Z axis LTC2 Pin 115, RENV5 <t< td=""><td>ISLT</td><td>Register bit</td><td>14. BIST</td><td>When LTC signal turns on and latches counter value.</td></t<>	ISLT	Register bit	14. BIST	When LTC signal turns on and latches counter value.
ISNDRegister bit3, RIST2nd preregister for comparator 5 is write-enabled.ISNMRegister bit2, RIST2nd preregister for operation is write-enabled.ISNXRegister bit1, RISTWhen the next operation is successively started.ISOLRegister bit15, RISTORG signal turns on and latches counter value.ISPDRegister bit19, RISTCSTA signal turns on.ISSDRegister bit16, RISTSD input turns on.ISSDRegister bit5, RISTAt the end of accelerationISUERegister bit5, RISTAt the start of accelerationISUSRegister bit23, RENV1Set operating edge of LTC signal (0: Falling edge, 1: Rising edge).LTCuPin152Latch input of V axisLTCuPin51Latch input of Y axisLTCyPin51Latch input of Z axisLTCyPin115Latch input of Z axisLTCPin13, RENV5Set latch timing of counter 3.LTCyPin115Latch input of Y axisLTCRegister bit14, RENV5Suspend latch by hardware timing.MADJRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MIPFRegister bit14, RMDStor counter 1 (command position).METMRegister bit12, RMD <td< td=""><td>ISMD</td><td>Register bit</td><td>18, BIST</td><td>-DB signal turns on</td></td<>	ISMD	Register bit	18, BIST	-DB signal turns on
Instruct Instruct Instruct Instruct ISNM Register bit 2, RIST 2nd preregister for operation is write-enabled. ISNX Register bit 1, RIST When the next operation is write-enabled. ISNX Register bit 15, RIST ORG signal turns on and latches counter value. ISPD Register bit 17, RIST +DR signal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISUE Register bit 16, RIST SD input turns on. ISUE Register bit 4 RIST At the end of acceleration ISUS Register bit 4 RIST At the start of acceleration LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCU Pin 152 Latch input of Y axis LTCV Pin 151 Latch input of Y axis LTCZ Pin 115 Latch input of Z axis LTCZ Pin 115 Latch input of C axis LTFD Register bit <td>ISND</td> <td>Register bit</td> <td>3 BIST</td> <td>2nd preregister for comparator 5 is write-enabled</td>	ISND	Register bit	3 BIST	2nd preregister for comparator 5 is write-enabled
Instruct Instruct Instruct Instruct Instruct ISNX Register bit 1, RIST When the next operation is successively started. ISOL Register bit 15, RIST ORG signal turns on and latches counter value. ISPD Register bit 19, RIST CSTA signal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISUE Register bit 16, RIST SD input turns on. ISUE Register bit 5, RIST At the end of acceleration ISUE Register bit 4, RIST At the start of acceleration ILTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCL Pin 152 Latch input of X axis LTCV Pin 87 Latch input of X axis LTC2 Pin 115 Latch input of X axis LTC2 Pin 115, RENV5 Latch present speed in place of counter 3. LTFD Register bit 13, RENV5 Suspend latch by hardware timing. <	ISNM	Register bit	2 BIST	2nd preregister for operation is write-enabled
ISOL Register bit 15, RIST ORG signal turns on and laches counter value. ISPD Register bit 17, RIST +DR signal turns on and laches counter value. ISPD Register bit 19, RIST CSTA signal turns on and laches counter value. ISSD Register bit 19, RIST SD input turns on and laches counter value. ISSD Register bit 16, RIST SD input turns on and laches counter value. ISUE Register bit 5, RIST At the end of acceleration ISUS Register bit 4 RIST At the start of acceleration LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCU Pin 152 Latch input of V axis LTCY Pin 87 Latch input of Y axis LTCY Pin 87 Latch input of Y axis LTCY Pin 115 Latch input of Y axis LTCY Pin 115 Latch input of Y axis LTFD Register bit 13-12, RENV5 Suspend latch by hardware timing.		Register bit	1 BIST	When the next operation is successively started
ISPD Register bit 17, RIST +DR signal turns on. ISSA Register bit 19, RIST CSTA signal turns on. ISSD Register bit 16, RIST SD input turns on. ISUE Register bit 5, RIST At the end of acceleration ISUE Register bit 4 RIST At the start of acceleration ISUS Register bit 29HEX Serves for LTC input (counter latch). LTCH Command 29HEX Serves for LTC signal (0: Falling edge, 1: Rising edge). LTCU Pin 152 Latch input of U axis LTCV Pin 51 Latch input of Y axis LTCZ Pin 152 Latch input of Y axis LTCZ Pin 15 Latch input of Z axis LTCZ Pin 115 Latch input of Z axis LTCZ Pin 13-12, RENV5 Set latch timing of counters 1 to 4. LTOF Register bit 13, RENV5 Suspend latch by hardware timing. MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bit 23-20, RMD Select the stop con		Register bit	15 BIST	OBG signal turns on and latches counter value
ISSA Register bit 19, RIST CSTA signal turns on. ISSD Register bit 16, RIST SD input turns on. ISUE Register bit 5, RIST At the end of acceleration ISUS Register bit 4, RIST At the start of acceleration ISUS Register bit 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCu Pin 152 Latch input of U axis LTCv Pin 51 Latch input of Y axis LTCy Pin 115 Latch input of Z axis LTCy Pin 115 Latch input of Z axis LTCD Register bit 13-12, RENV5 Latch input of counters 1 to 4. LTFD Register bit 13-12, RENV5 Suspend latch by hardware timing. MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bit 23-20, RMD Select the stop control axis for simultaneous start. MCCE Register bit 11, RMD Stop counter 1 (command position). MINP	ISPD	Register bit	17, BIST	+DB signal turns on
ISSD Register bit 16, RIST SD input turns on. ISUE Register bit 5, RIST At the end of acceleration ISUS Register bit 4 RIST At the start of acceleration ISUS Register bit 4 RIST At the start of acceleration LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCu Pin 152 Latch input of U axis LTCx Pin 51 Latch input of Y axis LTCy Pin 87 Latch input of Y axis LTCz Pin 115 Latch present speed in place of counter 3. LTFD Register bit 13, RENV5 Suspend latch by hardware timing. LTOF Register bit 15, RENV5 Suspend latch by hardware timing. MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bit 12, RMD Stop counter 1 (command position). METM Register bit 12, RMD Operation-complete timing (0: Completion of cycle, 1: completion of pulse)	ISSA	Register bit	19. RIST	CSTA signal turns on.
ISUE Register bit 5, RIST At the end of acceleration ISUE Register bit 4 RIST At the start of acceleration ISUE Register bit 4 RIST At the start of acceleration LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCU Pin 152 Latch input of U axis LTCy Pin 51 Latch input of Y axis LTCz Pin 115 Latch input of Z axis LTCz Pin 115 Latch input of Z axis LTCz Pin 13-12, RENV5 Set latch timing of counters 1 to 4. LTFD Register bit 13, RENV5 Suspend latch by hardware timing. MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bit 26, RMD Stop counter 1 (command position). METM Register bit 12, REND Operation-complete timing (0: Completion of cycle, 1: completion of pulse) MINP Register bit 12, RMD Operation-complete soperation.	ISSD	Register bit	16, BIST	SD input turns on.
ISUS Register bit 4 Rist At the start of acceleration ISUS Register bit 4 Rist At the start of acceleration LTCH Command 29HEX Serves for LTC input (counter latch). LTCL Register bit 23, RENV1 Set operating edge of LTC signal (0: Falling edge, 1: Rising edge). LTCu Pin 152 Latch input of U axis LTCx Pin 51 Latch input of X axis LTCy Pin 87 Latch input of Z axis LTCD Pin 115 Latch present speed in place of counter 3. LTFD Register bit 14, RENV5 Latch present speed in place of counter 3. LTTM1-0 Register bit 15, RENV5 Suspend latch by hardware timing. MADJ Register bit 15, RENV5 Suspend latch by hardware timing. MADJ Register bit 23-20, RMD Select the stop control axis for simultaneous start. MCCE Register bit 11, RMD Stop counter 1 (command position). METM Register bit 12, RMD Operation-complete timing (0: Completion of cycle, 1: completion of pulse) MINP Register bit <td< td=""><td>ISUE</td><td>Register bit</td><td>5. BIST</td><td>At the end of acceleration</td></td<>	ISUE	Register bit	5. BIST	At the end of acceleration
ICCInterferenceLTCHCommand29HEXLTCLRegister bit23, RENV1Set operating edge of LTC signal (0: Falling edge, 1: Rising edge).LTCuPin152Latch input of U axisLTCxPin51LTCyPin87Latch input of Y axisLTCzPin115Latch input of Z axisLTCzPin115Latch timput of Z axisLTCDRegister bit14, RENV5Latch timput of counters 1 to 4.LTOFRegister bit15, RENV5Set latch timing of counters 1 to 4.LTOFRegister bitLTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bit27, RMDSelect the stop control axis for simultaneous start.MCCERegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bitMINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit9, RMDSet operation mode.MODRegister bit00Register bit13, RMDStart in-positioning control by PCl input.MSDPRegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point <td>ISUS</td> <td>Register bit</td> <td>4 RIST</td> <td>At the start of acceleration</td>	ISUS	Register bit	4 RIST	At the start of acceleration
LTCHCommand29HEXServes for LTC input (counter latch).LTCLRegister bit23, RENV1Set operating edge of LTC signal (0: Falling edge, 1: Rising edge).LTCuPin152Latch input of U axisLTCxPin51Latch input of X axisLTCyPin87Latch input of Y axisLTCzPin115Latch input of Z axisLTCzPin115Latch present speed in place of counter 3.LTFDRegister bit14, RENV5Latch triming of counters 1 to 4.LTOFRegister bit15, RENV5Set latch triming of counters 1 to 4.LTOFRegister bit26, RMDFH correction function OFFMADJRegister bit23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit5, 4MDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit8, RMDManual setting of ramping-down point				
LTCLRegister bit23, RENV1Set operating edge of LTC signal (0: Falling edge, 1: Rising edge).LTCuPin152Latch input of U axisLTCxPin51Latch input of X axisLTCyPin87Latch input of Y axisLTCzPin115Latch input of Z axisLTCzPin115Latch present speed in place of counter 3.LTFDRegister bit14, RENV5Latch present speed in place of counter 3.LTM1-0Register bit15, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bit23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MIPFRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit6-0, RMDSet operation mode.MPCIRegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit8, RMDManual setting of ramping-down point	ITCH	Command	29нех	Serves for LTC input (counter latch).
LTCuPin152Latch input of U axisLTCuPin51Latch input of X axisLTCyPin51Latch input of X axisLTCzPin115Latch input of Z axisLTCzPin115Latch present speed in place of counter 3.LTFDRegister bit14, RENV5Latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit26, RMDFH correction function OFFMADJRegister bit23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMIPFRegister bit6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit13, RMDManual setting of ramping-down point		Register bit	23. RENV1	Set operating edge of LTC signal (0: Falling edge, 1: Rising edge).
LTCxPin51Latch input of X axisLTCxPin51Latch input of X axisLTCyPin87Latch input of X axisLTCzPin115Latch input of Z axisLTFDRegister bit14, RENV5Latch present speed in place of counter 3.LTM1-0Register bits13-12, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bits6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	ITCu	Pin	152	Latch input of U axis
LTCyPin87Latch input of Y axisLTCzPin115Latch input of Z axisLTCDRegister bit14, RENV5Latch present speed in place of counter 3.LTM1-0Register bits13-12, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point		Pin	51	Latch input of X axis
LTCzPin115Latch input of Z axisLTFDRegister bit14, RENV5Latch present speed in place of counter 3.LTM1-0Register bits13-12, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	LTCv	Pin	87	Latch input of Y axis
LTFDRegister bit14, RENV5Latch present speed in place of counter 3.LTM1-0Register bits13-12, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	LTCz	Pin	115	Latch input of Z axis
LTM1-0Register bits13-12, RENV5Set latch timing of counters 1 to 4.LTOFRegister bit15, RENV5Suspend latch by hardware timing.MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	LTFD	Register bit	14. RENV5	Latch present speed in place of counter 3.
LTOF Register bit 15, RENV5 Suspend latch by hardware timing. MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bits 23-20, RMD Select the stop control axis for simultaneous start. MCCE Register bit 11, RMD Stop counter 1 (command position). METM Register bit 12, RMD Operation-complete timing (0: Completion of cycle, 1: completion of pulse) MINP Register bit 9, RMD INP input ON completes operation. MIPF Register bit 15, 4MD Composite speed constant at the time of interpolation MOD Register bit 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	LTM1-0	Register bits	13-12. RENV5	Set latch timing of counters 1 to 4.
MADJ Register bit 26, RMD FH correction function OFF MAX3-0 Register bits 23-20, RMD Select the stop control axis for simultaneous start. MCCE Register bit 11, RMD Stop counter 1 (command position). METM Register bit 12, RMD Operation-complete timing (0: Completion of cycle, 1: completion of pulse) MINP Register bit 9, RMD INP input ON completes operation. MIPF Register bit 15, 4MD Composite speed constant at the time of interpolation MOD Register bit 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	LTOF	Register bit	15. RENV5	Suspend latch by hardware timing.
MADJRegister bit26, RMDFH correction function OFFMAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bits6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point				
MAX3-0Register bits23-20, RMDSelect the stop control axis for simultaneous start.MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bits6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	MADJ	Register bit	26, RMD	FH correction function OFF
MCCERegister bit11, RMDStop counter 1 (command position).METMRegister bit12, RMDOperation-complete timing (0: Completion of cycle, 1: completion of pulse)MINPRegister bit9, RMDINP input ON completes operation.MIPFRegister bit15, 4MDComposite speed constant at the time of interpolationMODRegister bits6-0, RMDSet operation mode.MPCIRegister bit14, RMDStart in-positioning control by PCI input.MSDERegister bit8, RMDSD signal initiates stop after deceleration.MSDPRegister bit13, RMDManual setting of ramping-down point	MAX3-0	Register bits	23-20. RMD	Select the stop control axis for simultaneous start.
METM Register bit 12, RMD Operation-complete timing (0: Completion of cycle, 1: completion of pulse) MINP Register bit 9, RMD INP input ON completes operation. MIPF Register bit 15, 4MD Composite speed constant at the time of interpolation MOD Register bits 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	MCCE	Register bit	11. RMD	Stop counter 1 (command position).
MINP Register bit 9, RMD INP input ON completes operation. MIPF Register bit 15, 4MD Composite speed constant at the time of interpolation MOD Register bits 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	METM	Register bit	12. RMD	Operation-complete timing (0: Completion of cycle, 1: completion of pulse)
MIPF Register bit 15, 4MD Composite speed constant at the time of interpolation MOD Register bits 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	MINP	Register bit	9, RMD	INP input ON completes operation.
MOD Register bits 6-0, RMD Set operation mode. MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	MIPF	Register bit	15, 4MD	Composite speed constant at the time of interpolation
MPCI Register bit 14, RMD Start in-positioning control by PCI input. MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	MOD	Register bits	6-0, RMD	Set operation mode.
MSDE Register bit 8, RMD SD signal initiates stop after deceleration. MSDP Register bit 13, RMD Manual setting of ramping-down point	MPCI	Register bit	14. RMD	Start in-positioning control by PCI input.
MSDP Register bit 13, RMD Manual setting of ramping-down point	MSDF	Register bit	8. RMD	SD signal initiates stop after deceleration.
	MSDP	Register bit	13, RMD	Manual setting of ramping-down point

Label	Kind	Position	Description
MSMD	Register bit	10. RMD	S-curve acceleration/deceleration (linear acceleration/deceleration with 0)
MSN1-0	Register bits	17-16. RMD	Sequence number for operation block management
MSPE	Register bit	24. RMD	CSTP input valid
MSPO	Register bit	25. RMD	Output CSTP (simultaneous stop) signal at abnormal stop.
MSTSB0	Bvte map	0 with Z80	Read main status (bits 7-0).
MSTSB1	Bvte map	1 with Z80	Read main status (bits 15-8).
MSTSW	Word map	0 with 8086	Read main status (bits 15-0
MSY1-0	Reaister bits	19-18, RMD	Set simultaneous start condition.
		,	
NOP	Command	00нех	(Invalid command)
ORGL	Register bit	7. RENV1	Select ORG sonal input logic (0; negative, 1; positive).
ORGu	Pin	133	U axis origin signal
ORGx	Pin	37	X axis origin signal
ORGv	Pin	69	Y axis origin signal
ORGz	Pin	101	Z axis origin signal
ORM3-0	Reaister bits	3-0. RENV3	Select origin return method.
OTP7-0	Gprp. port	7-0. OTPW	General-purpose ports
OTPB	Byte map	2 with Z80	Change the status of general-purpose output port (valid only for output-designated bits).
OTPW	Word map	2 with 8086	Change the status of general-purpose output port (valid only for output-designated bits).
OUTu	Pin	145	Output command pulses to drive U axis motor.
OUTx	Pin	57	Output command pulses to drive X axis motor.
OUTv	Pin	78	Output command pulses to drive Y axis motor.
OUTz	Pin	122	Output command pulses to drive Z axis motor.
POL	Reaister bit	16. RENV2	Select P0 pin output logic (0: negative, 1: positive).
P0u/FUPu	Pin	153	U axis, general-purpose port 0/monitor acceleration status.
P0x/FUPx	Pin	52	X axis, general-purpose port 0/monitor acceleration status.
P0v/FUPv	Pin	89	Y axis, general-purpose port 0/monitor acceleration status.
P0z/FUPz	Pin	116	Z axis, general-purpose port 0/monitor acceleration status.
P1u/FDWu	Pin	154	U axis, general-purpose port 1/monitor deceleration status.
P1x/FDWx	Pin	53	X axis, general-purpose port 1/monitor deceleration status.
P1v/FDWy	Pin	90	Y axis, general-purpose port 1/monitor deceleration status.
P1z/FDWz	Pin	117	Z axis, general-purpose port 1/monitor deceleration status.
P2u/MVCu	Pin	155	U axis, general-purpose port 2/monitor constant-speed operation status.
P2x/MVCx	Pin	54	X axis, general-purpose port 2/monitor constant-speed operation status.
P2v/MVCv	Pin	91	Y axis, general-purpose port 2/monitor constant-speed operation status.
P2z/MVCz	Pin	118	Z axis, general-purpose port 2/monitor constant-speed operation status.
P3u/CP1u(+SLu)	Pin	156	U axis, general-purpose port 3/output comparator 1 (plus soft limit) signal.
P3x/CP1x(+SLx)	Pin	55	X axis, general-purpose port 3/output comparator 1 (plus soft limit) signal.
P3y/CP1y(+SLy)	Pin	92	Y axis, general-purpose port 3/output comparator 1 (plus soft limit) signal.
P3z/CP1z(+SLz)	Pin	119	Z axis, general-purpose port 3/output comparator 1 (plus soft limit) signal.
P4u/CP2u(-SLu)	Pin	157	U axis, general-purpose port 4/output comparator 2 (minus soft limit) signal.
P4x/CP2x(-SLx)	Pin	62	X axis, general-purpose port 4/output comparator 2 (minus soft limit) signal.
P4v/CP2v(-SLv)	Pin	93	Y axis, general-purpose port 4/output comparator 2 (minus soft limit) signal.
P4z/CP2z(-SLz)	Pin	120	Z axis, general-purpose port 4/output comparator 2 (minus soft limit) signal.
P5u/CP3u	Pin	158	U axis, general-purpose port 5/output comparator 3 signal.
P5x/CP3x	Pin	63	X axis, general-purpose port 5/output comparator 3 signal.
P5y/CP3y	Pin	94	Y axis, general-purpose port 5/output comparator 3 signal.
P5z/CP3z	Pin	126	Z axis, general-purpose port 5/output comparator 3 signal.
P6u/CP4u/IDXu	Pin	159	U axis, general-purpose port 6/output comparator 4 signal/output svnc. signal.
P6x/CP4x/IDXx	Pin	64	X axis, general-purpose port 6/output comparator 4 signal/output svnc. signal.
P6y/CP4y/IDXv	Pin	95	Y axis, general-purpose port 6/output comparator 4 signal/output svnc. signal.
P6z/CP4z/IDXz	Pin	128	Z axis, general-purpose port 6/output comparator 4 signal/output svnc. signal.
P7u/CP5u	Pin	160	U axis, general-purpose port 7/output comparator 5 signal.
P7x/CP5x	Pin	65	X axis, general-purpose port 7/output comparator 5 signal.
P7v/CP5v	Pin	96	Y axis, general-purpose port 7/output comparator 5 signal

Label	Kind	Position	Description
P7z/CP5z	Pin	129	Z axis, general-purpose port 7/output comparator 5 signal.
P0M1-0	Register bits	1-0, RENV2	Select P0/FUP pin function.
PORST	Command	10 _{HEX}	Set general-purpose output port P0 at low level.
POSET	Command	18нех	Set general-purpose output port P0 at high level.
P1L	Register bit	17, RENV2	Select P1 pin output logic (0: negative, 1: positive).
P1M1-0	Register bits	3-2, RENV2	Select P1/FDW pin function.
P1RST	Command	11 _{HEX}	Set general-purpose output port P1 at low level.
P1SET	Command	19 нех	Set general-purpose output port P1 at high level.
P2M1-0	Register bits	5-4, RENV2	Select P2/MVC pin function.
P2RST	Command	12HEX	Set general-purpose output port P2 at low level.
P2SET	Command	1Анех	Set general-purpose output port P2 at high level.
P3M1-0	Register bits	7-6, RENV2	Select P3/CP1 (+SL) pin function.
P3RST	Command	13нех	Set general-purpose output port P3 at low level.
P3SET	Command	1Внех	Set general-purpose output port P3 at high level.
P4M1-0	Register bits	9-8, RENV2	Select P4/CP2 (–SL) pin function.
P4RST	Command	14нех	Set general-purpose output port P4 at low level.
P4SET	Command	1Снех	Set general-purpose output port P4 at high level.
P5M1-0	Register bits	11-10, RENV2	Select P5/CP3 pin function.
P5RST	Command	15нех	Set general-purpose output port P5 at low level.
P5SET	Command	1DHEX	Set general-purpose output port P5 at high level.
P6M1-0	Register bits	13-12, RENV2	Select P6/CP4 pin function.
P6RST	Command	16нех	Set general-purpose output port P6 at low level.
P6SET	Command	1EHEX	Set general-purpose output port P6 at high level.
P7M1-0	Register bits	15-14, RENV2	Select P7/CP5 pin function.
P7RST	Command	17нех	Set general-purpose output port P7 at low level.
P7SET	Command	1Fhex	Set general-purpose output port P7 at high level.
PAu	Pin	138	U axis, manual pulser A-phase input
PAx	Pin	43	X axis, manual pulser A-phase input
PAy	Pin	74	Y axis, manual pulser A-phase input
PAz	Pin	107	Z axis, manual pulser A-phase input
PBu	Pin	139	U axis, manual pulser B-phase input
PBx	Pin	44	X axis, manual pulser B-phase input
PBy	Pin	75	Y axis, manual pulser B-phase input
PBz	Pin	108	Z axis, manual pulser B-phase input
PCPCAN	Command	27нех	Cancel preregister PRCP5 for PCMP5.
PCSL	Register bit	24, RENV1	Select PCSn signal input logic (0: negative, 1: positive).
PCSu	Pin	143	Start in-position control on U axis.
PCSx	Pin	48	Start in-position control on X axis.
PCSy	Pin	84	Start in-position control on Y axis.
PCSz	Pin	112	Start in-position control on Z axis.
PDIR	Register bit	26, RENV2	Reverse PA/PB input counting direction.
PEu	Pin	140	Make PA, PB, +DR and –DR valid on U axis.
PEx	Pin	45	Make PA, PB, +DR and –DR valid on X axis.
PEy	Pin	76	Make PA, PB, +DR and –DR valid on Y axis.
PEz	Pin	109	Make PA, PB, +DR and –DR valid on Z axis.
PIM1-0	Register bits	25-24, RENV2	Select PA/PB input function.
PMD2-0	Register bits	2-0, RENV1	Select output pulse mode.
PRICAN	Command	26нех	Cancel operation preregister.
RCMP1	Register		Data subjected to comparison by comparator 1
RCMP2	Register		Data subjected to comparison by comparator 2
RCMP3	Register		Data subjected to comparison by comparator 3
RCMP4	Register		Data subjected to comparison by comparator 4
RCMP5	Register		Data subjected to comparison by comparator 5
RCUN1	Register		Counter 1 (command position)
RCUN2	Register		Counter 2 (mechanical position)
RCUN3	Register		Counter 3 (deviation)

-			
Label	Kind	Position	Description
RCUN4	Register		Counter 4 (multi-purpose)
RD	Pin	4	Read signal
RDP	Register		Ramping-down point
RDR	Register		Deceleration rate
RDS	Register		S-curve section in deceleration
RENV1	Register		Environmental setting register 1 (I/O pin function)
RENV2	Register		Environmental setting register 2 (general-purpose port function)
RENV3	Register		Environmental setting register 3 (origin return and counter function)
RENV4	Register		Environmental setting register 4 (comparators 1-4 function)
RENV5	Register		Environmental setting register 5 (comparator 5 function)
RENV6	Register		Environmental setting register 6 (moving amount correction)
BENV7	Register		Environmental setting register 7 (vibration suppression function)
BEST	Register		Error interrupt status
RFA	Register		Moving amount correction speed
BEH	Register		Operation speed
BEI	Register		Initial speed
BIP	Register		Center position of circular interpolation, moving amount of main axis in linear
1.01	riegister		interpolation between multiple axes
	Command	EEUEY	Copy PIPS register data to buffer
	Dogiotor	FFHEX	Copy hirs register data to buller.
	Register		
RISI	Desister		Event interrupt status
RLICI	Register		Latch data of counter 1 (command position)
RLIC2	Register		Latch data of counter 2 (mechanical position)
RLIC3	Register		Latch data of counter 3 (deviation)
RLIC4	Register		Latch data of counter 4 (multi-purpose)
RMD	Register		Operation mode
RMG	Register		Speed multiplication
RMV	Register		Moving amount, target position
RPLS	Register		Number of remaining pulses for movement
RPRCP5	Command	СВнех	Copy PRCP5 data to buffer.
RPRDP	Command	С6нех	Copy PRDP data to buffer.
RPRDR	Command	С4нех	Copy PRDR data to buffer.
RPRDS	Command	САнех	Copy PRDS data to buffer.
RPRFH	Command	С2нех	Copy PRFH data to buffer.
RPRFL	Command	C1HEX	Copy PRFL data to buffer.
RPRIP	Command	C8HEX	Copy PRIP data to buffer.
RPRMD	Command	C7HEX	Copy PRMD data to buffer.
RPRMG	Command	C5HEX	Copy PRMG data to buffer.
RPRMV	Command	С0нех	Copy PRMV data to buffer.
RPRUR	Command	СЗнех	Copy PRUR data to buffer.
RPRUS	Command	С9нех	Copy PRUS data to buffer.
RRCMP1	Command	Е7нех	Copy RCMP1 register data to buffer.
RRCMP2	Command	Е8нех	Copy RCMP2 register data to buffer.
RRCMP3	Command	Е9нех	Copy RCMP3 register data to buffer.
RRCMP4	Command	EAHEX	Copy RCMP4 register data to buffer.
RRCMP5	Command	ЕВнех	Copy RCMP5 register data to buffer.
RRCUN1	Command	ЕЗнех	Copy RCUN1 register data to buffer.
RRCUN2	Command	Е4нех	Copy RCUN2 register data to buffer.
BBCUN3	Command	Е5нех	Copy RCUN3 register data to buffer.
RRCUN4	Command	Ебнех	Copy RCUN4 register data to buffer.
RRDP	Command	D6HEX	Copy RDP register data to buffer
BRDR	Command		Copy RDR register data to buffer.
BRDS	Command	ДАНЕХ ДАНЕХ	Copy BDS register data to buffer.
BRENIV/1	Command		Copy RENV1 register data to buffer
BRENIV/2	Command		Copy RENV2 register data to buffer
BRENN/2	Command		Copy RENV3 register data to buffer
	Command		Copy RENV/ register data to buffer
	Johnnana		

Label	Kind	Position	Description
RRENV5	Command	Е0нех	Copy RENV5 register data to buffer.
RRENV6	Command	E1HEX	Copy RENV6 register data to buffer.
RRENV7	Command	E2HEX	Copy RENV7 register data to buffer.
RREST	Command	F2HEX	Copy REST register data to buffer.
RRFA	Command	DBHEX	Copy RFA register data to buffer.
RRFH	Command	D2HEX	Copy RFH register data to buffer.
RRFL	Command	D1 _{HEX}	Copy RFL register data to buffer.
RRIP	Command	D8HEX	Copy RIP register data to buffer.
RRIRQ	Command	ЕСнех	Copy RIRQ register data to buffer.
RRIST	Command	ЕЗнех	Copy RIST register data to buffer.
BBITC1	Command	EDHEX	Copy RLTC1 register data to buffer.
BBITC2	Command	ЕЕнех	Copy RLTC2 register data to buffer.
BBI TC3	Command	FEHEX	Copy BLTC3 register data to buffer
BBITC4	Command	FOHEX	Copy RITC4 register data to buffer
	Command		Copy BMD register data to buffer
	Command		Copy RMC register data to buffer
	Command		Copy RMV register data to buffer
	Command		Copy RMV register data to buffer.
RRPLS	Command	F4HEX	Copy RPLS register data to buffer.
RRSDC	Command	FOHEX	Copy RSDC register data to buffer.
RRSPD	Command	F5HEX	Copy RSPD register data to buffer.
RRSIS	Command	F1HEX	Copy RSTS register data to buffer.
RRUR	Command	DЗнех	Copy RUR register data to buffer.
RRUS	Command	D9нех	Copy RUS register data to buffer.
RRDC	Register		Automatically calculated ramping-down point
RSPD	Register		EZ counter, present speed monitor
RST	Pin	175	Reset signal
RSTS	Register		Extension status
RT15-0	Register bits	15-0, RENV7	Set RT time for vibration suppression function.
RUR	Register		Acceleration rate
RUS	Register		S-curve section in acceleration
SALM	Sub status bit	11, SSTSW	1 with ALM input ON
SCLR	Register bit	13, RSTS	Indicate CLR input is ON.
SCP1	Main status bit	8, MSTSW	1 when COMP1 condition is satisfied
SCP2	Main status bit	9, MSTSW	1 when COMP2 condition is satisfied
SCP3	Main status bit	10, MSTSW	1 when COMP3 condition is satisfied
SCP4	Main status bit	11, MSTSW	1 when COMP4 condition is satisfied
SCP5	Main status bit	12, MSTSW	1 when COMP5 condition is satisfied
SDIN	Register bit	15, RSTS	Indicate SD input is ON.
SDIR	Register bit	4, RSTS	Monitor operation direction (0: plus direction, 1: minus direction).
SDL	Register bit	6, RENV1	Select SD signal input logic (0: negative, 1: positive).
SDLT	Register bit	5, RENV1	Turn SD input latch function ON/OFF (0: ON, 1: OFF).
SDM	Register bit	4, RENV1	Select SD signal-initiated action (0: deceleration only, 1: stop after deceleration).
SDM1-0	Register bits	21-20, RIPS	Present guadrant of circulator interpolation
SDRM	Register bit	12, RSTS	Indicate –DR input is ON.
SDRP	Register bit	11, RSTS	Indicate +DR input is ON.
SDSTP	Command	4AHEX	Stop after deceleration
SDu	Pin	132	Ramping-down signal on U axis
SDx	Pin	36	Ramping-down signal on X axis
SDv	Pin	68	Ramping-down signal on Y axis
SD7	Pin	99	Ramping-down signal on 7 axis
	Register hite	23-22 RIPS	Last quadrant of circular interpolation
SED 1-0	Pin	11 COMM	Salact II avie
	Din		Coloct V avia
	Pin		Select V avis
	F III Din		Celect 7 avia
	FIII Dogistor Lite		Deleti 2 dalo.
SEIVIG	negister bits	1, 1010	

Labol	Kind	Position	Description
	Main status bit	2 MSTSW/	0 when started and 1 when stopped automatically
	Register bit		
	Main status hit	9, NOTO	
	Degister bit	3, NISTSW	
SEZ	Register bit	10, 8515	
SFC	Sub status bit	10, SSISW	1 during constant-speed operation in progress
SFD	Sub status bit	9, SSISW	1 during deceleration in progress
SFU	Sub status bit	8, SSISW	1 during acceleration in progress
SINP	Register bit	16, RSTS	Indicate INP input is ON.
SINT	Main status bit	4, MSTSW	1 when event interrupt occurs
SLTC	Register bit	14, RSTS	Indicate LTC input is ON.
SMEL	Sub statis bit	13, SSTSW	1 when –EL input is ON
SMOV	Main status bit	1, MSTSW	1 during motor operation
SORG	Sub status bit	14, SSTSW	1 when ORG input is ON.
SPCS	Register bit	8, RSTS	Indicate PCS input is ON.
SPDF	Main status bit	15, MSTSW	1 when preregister for comparator 5 is full
SPEL	Sub status bit	12, SSTSW	1 when +EL input is ON
SPRF	Main status bit	14, MSTSW	1 when preregisters for the next operation are full
SPSTA	Command	2Анех	Same processing as initiated by CSTA signal ON, but for that axis only
SRCH	Register bit	2, RENV3	Origin search
SRST	Command	04нех	Software reset
SRUN	Main status bit	0, MSTSW	1 when started
SSC1-0	Mainstatus bits	7-6, MSTSW	Sequence code
SSCM	Main status bit	0, MSTSW	Start command already written
SSD	Sub status bit	15, SSTSW	1 when SD input is ON (latch signal)
SSTA	Register bit	5, RSTS	Indicate CSTA input is ON.
SSTP	Register bit	6, RSTS	Indicate CSTP input is ON.
SSTSB	Byte map	3 with Z80	Read sub status.
SSTSW	Word map	2 with 8086	Read sub status and general-purpose I/O port status.
STAD	Command	52нех	Start varied-speed operation-1 (FH rate – deceleration before stop)
SAFH	Command	51нех	Start constant-speed operation at FH rate.
STAFL	Command	50нех	Start constant-speed operation at FL rate.
STAM	Register bit	18. RENV1	Select CSTA signal mode (0: level trigger, 1: edge trigger).
STAON	Command	28HEX	Act for PCS input.
STAUD	Command	53нех	Start varied-speed operation-2 (acceleration – FH rate – deceleration before stop)
STOP	Command	49нех	Stop immediately.
STPM	Register bit	19. BENV1	Select $\overline{\text{CSTP}}$ -initiated stop mode (0: immediate stop, 1: stop after deceleration).
SYI1-0	Register bits	21-20. RENV5	Select the axis to input internal synchronization signal.
SY03-0	Register bits	19-16, BENV5	Select the timing to output internal synchronization signal.
	lingioto: site		
WPRCP5	Command	8BHEX	Write data from buffer to PBCP5.
WPRDP	Command	86HEX	Write data from buffer to PBDP
WPRDR	Command	84HEX	Write data from buffer to PRDR
WPRDS	Command		Write data from buffer to PRDS
WPREH	Command	82HEV	Write data from buffer to PBHE
WPREI	Command	81µEV	Write data from buffer to PRE
WPRIP	Command	88HEY	Write data from buffer to PRIP
	Command	87UEX	Write data from buffer to PRMD
	Command		Write data from buffer to PRMC
	Command	ODHEX 90urex	Write data from buffer to PRIVG.
	Command	OUHEX 92UEX	Write data from buffer to PRIV.
	Command		Write data from buffer to PDUS
	Din	6 E	Write data Hom buller to Fh03.
	Commerce!	5 A7	Write signal
	Command	A/HEX	Write data from buffer to KUMP1 register.
WRCMP2	Command	AOHEX	Write data from buffer to HUMP2 register.
WRCMP3	Command	A9HEX	Write data from buffer to RGMP3 register.
WRCMP4	Command	AAHEX	write data from buffer to HUMP4 register.
WRCMP5	Command	ABHEX	Write data from buffer to RCMP5 register.
Label	Kind	Position	Description
--------	---------	-------------------	---
WRCUN1	Command	АЗнех	Write data from buffer to RCUN1 register.
WRCUN2	Command	А4нех	Write data from buffer to RCUN2 register.
WRCUN3	Command	А5нех	Write data from buffer to RCUN3 register.
WRCUN4	Command	Абнех	Write data from buffer to RCUN4 register.
WRDP	Command	96нех	Write data from buffer to RDP register.
WRDR	Command	94нех	Write data from buffer to RDR register.
WRDS	Command	9Анех	Write data from buffer to RDS register.
WRENV1	Command	9Снех	Write data from buffer to RENV1 register.
WRENV2	Command	9Dhex	Write data from buffer to RENV2 register.
WREND3	Command	9Енех	Write data from buffer to RENV3 register.
WRENV4	Command	9Fнех	Write data from buffer to RENV4 register.
WRENV5	Command	АОнех	Write data from buffer to RENV5 register.
WRENV6	Command	A1 _{HEX}	Write data from buffer to RENV6 register.
WRENV7	Command	А2нех	Write data from buffer to RENV7 register.
WRFA	Command	9Внех	Write data from buffer to RFA register.
WRFH	Command	92нех	Write data from buffer to RFH register.
WRFL	Command	91нех	Write data from buffer to RFL register.
WRIP	Command	98нех	Write data from buffer to RIP register.
WRIRQ	Command	ACHEX	Write data from buffer to RIRQ register.
WRMD	Command	97нех	Write data from buffer to RMD register.
WRMG	Command	95нех	Write data from buffer to RMG register.
WRMV	Command	90нех	Write data from buffer to RMV register.
WRQ	Pin	13	Wait request signal
WRUR	Command	93нех	Write data from buffer to RUR register.
WRUS	Command	99нех	Write data from buffer to RUS register.

NPM NIPPON PULSE MOTOR CO., LTD. No. 16-13, 2-chome, Hongo, Bunkyo-ku, Tokyo 113-0033, Japan Phone: 81-3-3813-8841 Fax: 81-3-3813-2940 E-mail: int-l@npm.co.jp URL: http://www.pulsemotor.com