

The Main Difference between R8800/10/20/30/22 Ver.D and Am186(188)EM/ES/ED

- **The corresponding type:**

R8800 <-> Am186EM ; R8810 <-> Am188EM

R8820 <-> Am186ES ; R8830 <-> Am188ES

R8822 <-> Am186ED

- **Main Difference:**

1. The processor release ID value.

- Please refer the Appendix A for the Processor release ID of R88xx

2. The I/O characteristic.

- Please refer the Appendix B for the I/O Characteristics description

3. The crystal pad characteristic.

- Please refer the Appendix C for the crystal description

4. The instruction set clock cycle.

- Please refer the Instruction Set Opcodes and Clock Cycles Unit of datasheet.

5. Boot ROM size with 8bit/16bit data bus option for R8820.

- Am186ES only supports 16bit data bus access.
- Add USIZ bit in Auxiliary Configuration Register. Please refer the Auxiliary Configuration Register of datasheet.

6. INT3 with internal 10K pull up resistor.

- External 2.2K pull low resistor should be added when enable INT3

7. Programming procedure to enable Pin76 (DRQ1/INT6/PIO13) as INT6
or Pin77 (DRQ0/INT5/PIO12) as INT5.

- The enable INT5/INT6 procedure for R8820/30/22

(a). Program pin77/ pin76 as normal function (0xff70/0xff72)

(b). IMASK register (0xff28), bit3/bit2 clear as 0

(c). Set the int5con/int6con (0xff34/0xff36) register as (0x0003)

(d). Set DMA Control Register Bit 3 (0xffca/0xffda) as 1

- The procedure doesn't care item (d) for Am186ES/ED and Am188ES.

- INT5/DMA0 and INT6/DMA1 can't share common interrupt vector.
(INT5 and DMA0 can't exist at the same time.)

- Default normal function pin as DMA0/DMA1.

- INT5 and INT6 are both level-triggered only, not necessary to be held high level until the interrupt is acknowledged.

8. INT0~INT4 Interrupts.

- Add Edge trigger mode enable bit (bit7 ETM) in each Interrupt Control register. Please refer each Interrupt Control Register of datasheet.

9. The Interrupts are requested with same priority.

- Suggest the specific EOI is the most secure method.

10. Power down function.

- Please refer the Power Save and Power Down Unit of datasheet.

11. Pulse Width Demodulation for R8820/30/22.

- Timer 0 for INT2, Timer 1 for INT4.

12. DCE/DTE Protocol for R8820/30/22.

- RTS signal only goes active before the character is shifted out.

13. Clock Prescaler Register and Enable RCU Register.

- Extend Refresh Counter Reload Value (RC14-RC0) and Refresh Count (T14-T0)

14. CLKOUT B doesn't supply an additional clock with a delayed output compared to CLKOUT A.

15. Don't supply data strobe (DS) signal.

- Please refer $\overline{\text{DEN}}$ /PIO5 pin description of datasheet.

16. Don't supply bus lock (LOCK) signal for R8820/30.

- Please refer S6/ $\overline{\text{CLKDIV2}}$ /PIO29 pin description of datasheet.

Appendix A.

Released Level number of R88xx

The value of R88xx release ID in the Processor Release Level Register (Offset 00F4h)

CPU Type	ID Number
R8800D	84D9h
R8810D	84D9h
R8820D	04D9h
R8830D	04D9h
R8822D	64D9h

Appendix B

R88xx I/O Characteristics of each pin


Pin NO.	Pin Name	Characteristics
71	$\overline{\text{RST}}$	Schmitt Trigger input, with internal 50K pull-up resistor
8	ARDY	Schmitt Trigger input, with internal 50K pull-down resistor
45 47	HOLD NMI	CMOS input, with internal 50K pull-down resistor
56 55	INT0 $\overline{\text{INT1/SELECT}}$	Schmitt Trigger TTL input, with internal 10K pull-down resistor
16 17	CLKOUTA CLKOUTB	8 mA 3-State CMOS output
9	$\overline{\text{S2}}$	Bi-direction I/O, with 50 K internal pull-up resistor 4mA TTL output
10 11	$\overline{\text{S1}}$ $\overline{\text{S0}}$	4 mA 3-State CMOS output
43 6 5	$\overline{\text{WLB}}$ $\overline{\text{RD}}$ $\overline{\text{WR}}$	12 mA 3-State CMOS output
19 20 22	A19/PIO9 A18/PIO8 A17/PIO7	Bi-direction I/O, with enabled/disabled 10 K internal pull-up resistor when functions as PIO, for normal function the 10k pull-up resistor is disabled. 16mA TTL output

23	A16	16 mA 3-State CMOS output
24	A15	
25	A14	
26	A13	
27	A12	
28	A11	
29	A10	
30	A9	
31	A8	
32	A7	
33	A6	
34	A5	
35	A4	
36	A3	
37	A2	
39	A1	
40	A0	
78	AD0	Bi-direction I/O, 16mA TTL output
80	AD1	
82	AD2	
84	AD3	
86	AD4	
88	AD5	
91	AD6	
94	AD7	
79	AD8	
81	AD9	
83	AD10	
85	AD11	
87	AD12	
90	AD13	
93	AD14	
95	AD15	
7	ALE	Bi-direction I/O , with 50 K internal pull-down resistor 4mA TTL output
46	SRDY/PIO6	Bi-direction I/O , with enabled/disabled 10 K internal pull-down resistor when functions as PIO, for normal function the 10k pull-down resistor is disabled. 8mA TTL output
74	TMROUT0/PIO10	
73	TMROUT1/PIO1	
2	TXD0/PIO22	
1	RXD0/PIO23	
4	BHE / ADEN	Bi-direction I/O , with 50 K internal pull-up resistor 4mA TTL output
42	WHB	Bi-direction I/O , with 50 K internal pull-up resistor 12mA TTL output
44	HLDA	4 mA CMOS output
54	INT2/ INTA0 /PIO31	Bi-direction I/O , with enabled/disabled 10 K internal pull-up resistor when functions as PIO, for normal function the 10k pull-up resistor is disabled. 8mA TTL output, TTL Schmitt Trigger input
52	INT4/PIO30	
53	INT3/ INTA1 /IRQ	Bi-direction I/O , with 10 K internal pull-up resistor 8mA TTL output, TTL Schmitt Trigger input
57	UCS/ ONCE1	Bi-direction I/O , with 10 K internal pull-up resistor 8mA TTL output, TTL Schmitt Trigger input
58	LCS/ ONCE0	

49	$\overline{\text{DEN}}$ /PIO5	Bi-direction I/O, with enabled/disabled 10 K internal pull-up resistor when functions as PIO, for normal function the 10k pull-up resistor is disabled. 8mA TTL output
48	$\overline{\text{DT/R}}$ /PIO4	
66	$\overline{\text{PCS0}}$ /PIO16	
65	$\overline{\text{PCS1}}$ /PIO17	
63	$\overline{\text{PCS2/CTS1/ENRX1}}$ /PIO18	
62	$\overline{\text{PCS3/RTS1/RTR1}}$ /PIO19	
60		
59	$\overline{\text{PCS5/A1}}$ /PIO3	
50	$\overline{\text{PCS6/A2}}$ /PIO2	
51	$\overline{\text{MCS0}}$ /PIO14	
68	$\overline{\text{MCS1}}$ /PIO15	
69	$\overline{\text{MCS2}}$ /PIO24	
97	$\overline{\text{MCS3/RFSH}}$ /PIO25	
96	$\overline{\text{UZI}}$ /PIO26	
75		
72	$\overline{\text{S6/CLKDIV2}}$ /PIO29	
	$\overline{\text{TMRIN0}}$ /PIO11	
77	$\overline{\text{TMRIN1}}$ /PIO0	
76	$\overline{\text{DRQ0/INT5}}$ /PIO12	
	$\overline{\text{DRQ1/INT6}}$ /PIO13	
98	$\overline{\text{TXD1}}$ /PIO27	
99	$\overline{\text{RXD1}}$ /PIO28	
100	$\overline{\text{CTS0/ENRX0}}$ /PIO21	
3	$\overline{\text{RTS0/RTR0}}$ /PIO20	

Appendix C

Crystal Oscillator R, L, C reference value for R88xx



For fundamental-mode crystal:

Reference value

Frequency	10.8288M Hz	19.66M Hz	30M Hz	33M Hz	40M Hz
Rf	None	None	None	None	None
C1	10Pf	10Pf	None	None	None
C2	10Pf	10Pf	10Pf	10Pf	10Pf
C3	None	None	None	None	None
L	None	None	None	None	None

For third-overtone mode crystal:

Reference value

Frequency	22.1184M Hz	28.322M Hz	33.177M Hz	40M Hz	44.1M Hz
Rf	1M	1.5M	1.5M	1.5M	1.5M
C1	15Pf	15Pf	15Pf	15Pf	15Pf
C2	30Pf	30Pf	30Pf	30Pf	30Pf
C3		220Pf	220Pf	220Pf	120Pf
L		10uL	4.7uL	2.7uL	2.7uL